Home
last modified time | relevance | path

Searched refs:mmDIG5_TMDS_DCBALANCER_CONTROL_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_1_0_offset.h9882 #define mmDIG5_TMDS_DCBALANCER_CONTROL_BASE_IDX macro
Ddcn_2_0_0_offset.h12559 #define mmDIG5_TMDS_DCBALANCER_CONTROL_BASE_IDX macro
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_12_0_offset.h11601 #define mmDIG5_TMDS_DCBALANCER_CONTROL_BASE_IDX macro