Home
last modified time | relevance | path

Searched refs:mmDIG3_TMDS_STEREOSYNC_CTL_SEL (Results 1 – 9 of 9) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h2815 #define mmDIG3_TMDS_STEREOSYNC_CTL_SEL 0x457F macro
Ddce_8_0_d.h3427 #define mmDIG3_TMDS_STEREOSYNC_CTL_SEL 0x457f macro
Ddce_11_0_d.h4141 #define mmDIG3_TMDS_STEREOSYNC_CTL_SEL 0x4d6e macro
Ddce_10_0_d.h4206 #define mmDIG3_TMDS_STEREOSYNC_CTL_SEL 0x4d6e macro
Ddce_11_2_d.h5372 #define mmDIG3_TMDS_STEREOSYNC_CTL_SEL 0x4d6e macro
Ddce_12_0_offset.h11024 #define mmDIG3_TMDS_STEREOSYNC_CTL_SEL macro
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_1_0_offset.h10800 #define mmDIG3_TMDS_STEREOSYNC_CTL_SEL macro
Ddcn_1_0_offset.h9253 #define mmDIG3_TMDS_STEREOSYNC_CTL_SEL macro
Ddcn_2_0_0_offset.h11894 #define mmDIG3_TMDS_STEREOSYNC_CTL_SEL macro