Home
last modified time | relevance | path

Searched refs:mmDIG0_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_1_0_offset.h9817 #define mmDIG0_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX … macro
Ddcn_1_0_offset.h8324 #define mmDIG0_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX … macro
Ddcn_2_0_0_offset.h10911 #define mmDIG0_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX … macro
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_12_0_offset.h10173 #define mmDIG0_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX … macro