Searched refs:mmCP_RB0_CNTL (Results 1 – 15 of 15) sorted by relevance
| /Linux-v5.4/drivers/gpu/drm/amd/powerplay/inc/ |
| D | polaris10_pwrvirus.h | 54 { 0x0840800a, mmCP_RB0_CNTL },
|
| /Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gca/ |
| D | gfx_6_0_d.h | 495 #define mmCP_RB0_CNTL 0x3041 macro
|
| D | gfx_7_0_d.h | 201 #define mmCP_RB0_CNTL 0x3041 macro
|
| D | gfx_7_2_d.h | 201 #define mmCP_RB0_CNTL 0x3041 macro
|
| D | gfx_8_1_d.h | 226 #define mmCP_RB0_CNTL 0x3041 macro
|
| D | gfx_8_0_d.h | 225 #define mmCP_RB0_CNTL 0x3041 macro
|
| /Linux-v5.4/drivers/gpu/drm/amd/amdgpu/ |
| D | gfx_v6_0.c | 2116 WREG32(mmCP_RB0_CNTL, tmp); in gfx_v6_0_cp_gfx_resume()
2119 WREG32(mmCP_RB0_CNTL, tmp | CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK); in gfx_v6_0_cp_gfx_resume()
2131 WREG32(mmCP_RB0_CNTL, tmp); in gfx_v6_0_cp_gfx_resume()
|
| D | gfx_v7_0.c | 2627 WREG32(mmCP_RB0_CNTL, tmp); in gfx_v7_0_cp_gfx_resume()
2630 WREG32(mmCP_RB0_CNTL, tmp | CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK); in gfx_v7_0_cp_gfx_resume()
2643 WREG32(mmCP_RB0_CNTL, tmp); in gfx_v7_0_cp_gfx_resume()
|
| D | gfx_v8_0.c | 4314 WREG32(mmCP_RB0_CNTL, tmp); in gfx_v8_0_cp_gfx_resume()
4317 WREG32(mmCP_RB0_CNTL, tmp | CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK); in gfx_v8_0_cp_gfx_resume()
4330 WREG32(mmCP_RB0_CNTL, tmp); in gfx_v8_0_cp_gfx_resume()
|
| D | gfx_v10_0.c | 2796 WREG32_SOC15(GC, 0, mmCP_RB0_CNTL, tmp); in gfx_v10_0_cp_gfx_resume()
2816 WREG32_SOC15(GC, 0, mmCP_RB0_CNTL, tmp); in gfx_v10_0_cp_gfx_resume()
|
| D | gfx_v9_0.c | 3222 WREG32_SOC15(GC, 0, mmCP_RB0_CNTL, tmp); in gfx_v9_0_cp_gfx_resume()
3239 WREG32_SOC15(GC, 0, mmCP_RB0_CNTL, tmp); in gfx_v9_0_cp_gfx_resume()
|
| /Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| D | gc_9_0_offset.h | 2339 #define mmCP_RB0_CNTL … macro
|
| D | gc_9_1_offset.h | 2638 #define mmCP_RB0_CNTL … macro
|
| D | gc_9_2_1_offset.h | 2576 #define mmCP_RB0_CNTL … macro
|
| D | gc_10_1_0_offset.h | 4708 #define mmCP_RB0_CNTL … macro
|
