Home
last modified time | relevance | path

Searched refs:mmCP_INT_CNTL_RING1 (Results 1 – 11 of 11) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Dgfx_v6_0.c3265 cp_int_cntl = RREG32(mmCP_INT_CNTL_RING1); in gfx_v6_0_set_compute_eop_interrupt_state()
3267 WREG32(mmCP_INT_CNTL_RING1, cp_int_cntl); in gfx_v6_0_set_compute_eop_interrupt_state()
3278 cp_int_cntl = RREG32(mmCP_INT_CNTL_RING1); in gfx_v6_0_set_compute_eop_interrupt_state()
3280 WREG32(mmCP_INT_CNTL_RING1, cp_int_cntl); in gfx_v6_0_set_compute_eop_interrupt_state()
Dgfx_v10_0.c4826 cp_int_cntl_reg = SOC15_REG_OFFSET(GC, 0, mmCP_INT_CNTL_RING1); in gfx_v10_0_set_gfx_eop_interrupt_state()
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_d.h439 #define mmCP_INT_CNTL_RING1 0x306B macro
Dgfx_7_0_d.h223 #define mmCP_INT_CNTL_RING1 0x306b macro
Dgfx_7_2_d.h223 #define mmCP_INT_CNTL_RING1 0x306b macro
Dgfx_8_1_d.h248 #define mmCP_INT_CNTL_RING1 0x306b macro
Dgfx_8_0_d.h247 #define mmCP_INT_CNTL_RING1 0x306b macro
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h2443 #define mmCP_INT_CNTL_RING1 … macro
Dgc_9_1_offset.h2742 #define mmCP_INT_CNTL_RING1 … macro
Dgc_9_2_1_offset.h2680 #define mmCP_INT_CNTL_RING1 … macro
Dgc_10_1_0_offset.h4806 #define mmCP_INT_CNTL_RING1 … macro