Home
last modified time | relevance | path

Searched refs:mmCP_CPC_IC_OP_CNTL (Results 1 – 7 of 7) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Dgfx_v10_0.c2331 tmp = RREG32_SOC15(GC, 0, mmCP_CPC_IC_OP_CNTL); in gfx_v10_0_rlc_backdoor_autoload_config_mec_cache()
2333 WREG32_SOC15(GC, 0, mmCP_CPC_IC_OP_CNTL, tmp); in gfx_v10_0_rlc_backdoor_autoload_config_mec_cache()
2337 tmp = RREG32_SOC15(GC, 0, mmCP_CPC_IC_OP_CNTL); in gfx_v10_0_rlc_backdoor_autoload_config_mec_cache()
2914 tmp = RREG32_SOC15(GC, 0, mmCP_CPC_IC_OP_CNTL); in gfx_v10_0_cp_compute_load_microcode()
2916 WREG32_SOC15(GC, 0, mmCP_CPC_IC_OP_CNTL, tmp); in gfx_v10_0_cp_compute_load_microcode()
2920 tmp = RREG32_SOC15(GC, 0, mmCP_CPC_IC_OP_CNTL); in gfx_v10_0_cp_compute_load_microcode()
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_8_1_d.h349 #define mmCP_CPC_IC_OP_CNTL 0x30bc macro
Dgfx_8_0_d.h349 #define mmCP_CPC_IC_OP_CNTL 0x30bc macro
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h2582 #define mmCP_CPC_IC_OP_CNTL macro
Dgc_9_1_offset.h2874 #define mmCP_CPC_IC_OP_CNTL macro
Dgc_9_2_1_offset.h2808 #define mmCP_CPC_IC_OP_CNTL macro
Dgc_10_1_0_offset.h10262 #define mmCP_CPC_IC_OP_CNTL macro