Home
last modified time | relevance | path

Searched refs:mmCB_CGTT_SCLK_CTRL (Results 1 – 14 of 14) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Dmxgpu_vi.c49 mmCB_CGTT_SCLK_CTRL, 0xffffffff, 0x00000100,
140 mmCB_CGTT_SCLK_CTRL, 0xffffffff, 0x00000100,
Dsi.c424 mmCB_CGTT_SCLK_CTRL, 0xffffffff, 0x00000100,
553 mmCB_CGTT_SCLK_CTRL, 0xffffffff, 0x00000100,
651 mmCB_CGTT_SCLK_CTRL, 0xffffffff, 0x00000100,
751 mmCB_CGTT_SCLK_CTRL, 0xffffffff, 0x00000100,
831 mmCB_CGTT_SCLK_CTRL, 0xffffffff, 0x00000100,
Dgfx_v8_0.c232 mmCB_CGTT_SCLK_CTRL, 0xffffffff, 0x00000100,
435 mmCB_CGTT_SCLK_CTRL, 0xffffffff, 0x00000100,
506 mmCB_CGTT_SCLK_CTRL, 0xffffffff, 0x00000100,
602 mmCB_CGTT_SCLK_CTRL, 0xffffffff, 0x00000100,
5808 RREG32(mmCB_CGTT_SCLK_CTRL); in gfx_v8_0_update_coarse_grain_clock_gating()
5809 RREG32(mmCB_CGTT_SCLK_CTRL); in gfx_v8_0_update_coarse_grain_clock_gating()
5810 RREG32(mmCB_CGTT_SCLK_CTRL); in gfx_v8_0_update_coarse_grain_clock_gating()
5811 RREG32(mmCB_CGTT_SCLK_CTRL); in gfx_v8_0_update_coarse_grain_clock_gating()
Dgfx_v6_0.c2593 RREG32(mmCB_CGTT_SCLK_CTRL); in gfx_v6_0_enable_cgcg()
2594 RREG32(mmCB_CGTT_SCLK_CTRL); in gfx_v6_0_enable_cgcg()
2595 RREG32(mmCB_CGTT_SCLK_CTRL); in gfx_v6_0_enable_cgcg()
2596 RREG32(mmCB_CGTT_SCLK_CTRL); in gfx_v6_0_enable_cgcg()
Dgfx_v7_0.c3603 RREG32(mmCB_CGTT_SCLK_CTRL); in gfx_v7_0_enable_cgcg()
3604 RREG32(mmCB_CGTT_SCLK_CTRL); in gfx_v7_0_enable_cgcg()
3605 RREG32(mmCB_CGTT_SCLK_CTRL); in gfx_v7_0_enable_cgcg()
3606 RREG32(mmCB_CGTT_SCLK_CTRL); in gfx_v7_0_enable_cgcg()
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_d.h161 #define mmCB_CGTT_SCLK_CTRL 0x2698 macro
Dgfx_7_0_d.h156 #define mmCB_CGTT_SCLK_CTRL 0xf0a8 macro
Dgfx_7_2_d.h156 #define mmCB_CGTT_SCLK_CTRL 0xf0a8 macro
Dgfx_8_1_d.h174 #define mmCB_CGTT_SCLK_CTRL 0xf0a8 macro
Dgfx_8_0_d.h174 #define mmCB_CGTT_SCLK_CTRL 0xf0a8 macro
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h6532 #define mmCB_CGTT_SCLK_CTRL … macro
Dgc_9_1_offset.h6776 #define mmCB_CGTT_SCLK_CTRL … macro
Dgc_9_2_1_offset.h6796 #define mmCB_CGTT_SCLK_CTRL … macro
Dgc_10_1_0_offset.h10152 #define mmCB_CGTT_SCLK_CTRL … macro