Home
last modified time | relevance | path

Searched refs:mmBIF_FB_EN (Results 1 – 19 of 19) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Dnbio_v2_3.c48 WREG32_SOC15(NBIO, 0, mmBIF_FB_EN, in nbio_v2_3_mc_access_enable()
52 WREG32_SOC15(NBIO, 0, mmBIF_FB_EN, 0); in nbio_v2_3_mc_access_enable()
Dnbio_v6_1.c46 WREG32_SOC15(NBIO, 0, mmBIF_FB_EN, in nbio_v6_1_mc_access_enable()
50 WREG32_SOC15(NBIO, 0, mmBIF_FB_EN, 0); in nbio_v6_1_mc_access_enable()
Dnbio_v7_0.c57 WREG32_SOC15(NBIO, 0, mmBIF_FB_EN, in nbio_v7_0_mc_access_enable()
60 WREG32_SOC15(NBIO, 0, mmBIF_FB_EN, 0); in nbio_v7_0_mc_access_enable()
Dnbio_v7_4.c74 WREG32_SOC15(NBIO, 0, mmBIF_FB_EN, in nbio_v7_4_mc_access_enable()
77 WREG32_SOC15(NBIO, 0, mmBIF_FB_EN, 0); in nbio_v7_4_mc_access_enable()
Dgmc_v7_0.c99 WREG32(mmBIF_FB_EN, 0); in gmc_v7_0_mc_stop()
120 WREG32(mmBIF_FB_EN, tmp); in gmc_v7_0_mc_resume()
303 WREG32(mmBIF_FB_EN, BIF_FB_EN__FB_READ_EN_MASK | BIF_FB_EN__FB_WRITE_EN_MASK); in gmc_v7_0_mc_program()
Dgmc_v6_0.c84 WREG32(mmBIF_FB_EN, 0); in gmc_v6_0_mc_stop()
106 WREG32(mmBIF_FB_EN, tmp); in gmc_v6_0_mc_resume()
Dgmc_v8_0.c187 WREG32(mmBIF_FB_EN, 0); in gmc_v8_0_mc_stop()
208 WREG32(mmBIF_FB_EN, tmp); in gmc_v8_0_mc_resume()
505 WREG32(mmBIF_FB_EN, BIF_FB_EN__FB_READ_EN_MASK | BIF_FB_EN__FB_WRITE_EN_MASK); in gmc_v8_0_mc_program()
Dgfx_v6_0.c1679 WREG32(mmBIF_FB_EN, BIF_FB_EN__FB_READ_EN_MASK | BIF_FB_EN__FB_WRITE_EN_MASK); in gfx_v6_0_constants_init()
/Linux-v5.4/drivers/gpu/drm/amd/powerplay/hwmgr/
Dvega10_baco.c37 {CMD_WRITE, SOC15_REG_ENTRY(NBIF, 0, mmBIF_FB_EN), 0, 0, 0, 0},
Dvega12_baco.c35 { CMD_WRITE, NBIF_HWID, 0, mmBIF_FB_EN_BASE_IDX, mmBIF_FB_EN, 0, 0, 0, 0 },
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/bif/
Dbif_3_0_d.h580 #define mmBIF_FB_EN 0x1524 macro
Dbif_4_1_d.h61 #define mmBIF_FB_EN 0x1524 macro
Dbif_5_0_d.h67 #define mmBIF_FB_EN 0x1524 macro
Dbif_5_1_d.h60 #define mmBIF_FB_EN 0x1524 macro
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/nbif/
Dnbif_6_1_offset.h829 #define mmBIF_FB_EN macro
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/nbio/
Dnbio_6_1_offset.h2472 #define mmBIF_FB_EN macro
Dnbio_7_4_offset.h2794 #define mmBIF_FB_EN macro
Dnbio_7_0_offset.h4354 #define mmBIF_FB_EN macro
Dnbio_2_3_offset.h466 #define mmBIF_FB_EN macro