Home
last modified time | relevance | path

Searched refs:mis (Results 1 – 25 of 35) sorted by relevance

12

/Linux-v5.4/arch/x86/events/intel/
Dlbr.c590 u64 from, to, mis = 0, pred = 0, in_tx = 0, abort = 0; in intel_pmu_lbr_read_64() local
609 mis = !!(info & LBR_INFO_MISPRED); in intel_pmu_lbr_read_64()
610 pred = !mis; in intel_pmu_lbr_read_64()
617 mis = !!(from & LBR_FROM_FLAG_MISPRED); in intel_pmu_lbr_read_64()
618 pred = !mis; in intel_pmu_lbr_read_64()
626 mis = !!(from & LBR_FROM_FLAG_MISPRED); in intel_pmu_lbr_read_64()
627 pred = !mis; in intel_pmu_lbr_read_64()
650 cpuc->lbr_entries[out].mispred = mis; in intel_pmu_lbr_read_64()
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce80/
Ddce80_resource.c744 if (pool->base.mis[i] != NULL) { in destruct()
745 kfree(TO_DCE_MEM_INPUT(pool->base.mis[i])); in destruct()
746 pool->base.mis[i] = NULL; in destruct()
979 pool->base.mis[i] = dce80_mem_input_create(ctx, i); in dce80_construct()
980 if (pool->base.mis[i] == NULL) { in dce80_construct()
1176 pool->base.mis[i] = dce80_mem_input_create(ctx, i); in dce81_construct()
1177 if (pool->base.mis[i] == NULL) { in dce81_construct()
1369 pool->base.mis[i] = dce80_mem_input_create(ctx, i); in dce83_construct()
1370 if (pool->base.mis[i] == NULL) { in dce83_construct()
/Linux-v5.4/drivers/crypto/ux500/cryp/
Dcryp_irq.c44 return (readl_relaxed(&device_data->base->mis) & irq_src) > 0; in cryp_pending_irq_src()
Dcryp_irqp.h92 u32 mis; /* Masked interrupt statu register */ member
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce110/
Ddce110_resource.c753 if (pool->base.mis[i] != NULL) { in destruct()
754 kfree(TO_DCE_MEM_INPUT(pool->base.mis[i])); in destruct()
755 pool->base.mis[i] = NULL; in destruct()
1062 pipe_ctx->plane_res.mi = pool->mis[underlay_idx]; in dce110_acquire_underlay()
1194 pool->mis[pool->pipe_count] = &dce110_miv->base; in underlay_create()
1370 pool->base.mis[i] = dce110_mem_input_create(ctx, i); in construct()
1371 if (pool->base.mis[i] == NULL) { in construct()
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce100/
Ddce100_resource.c696 if (pool->base.mis[i] != NULL) { in destruct()
697 kfree(TO_DCE_MEM_INPUT(pool->base.mis[i])); in destruct()
698 pool->base.mis[i] = NULL; in destruct()
1012 pool->base.mis[i] = dce100_mem_input_create(ctx, i); in construct()
1013 if (pool->base.mis[i] == NULL) { in construct()
/Linux-v5.4/drivers/pinctrl/spear/
Dpinctrl-plgpio.c47 u32 mis; /* mask interrupt status register */ member
373 pending = readl_relaxed(plgpio->base + plgpio->regs.mis + in plgpio_irq_handler()
379 writel_relaxed(~pending, plgpio->base + plgpio->regs.mis + in plgpio_irq_handler()
499 plgpio->regs.mis = val; in plgpio_probe_dt()
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce120/
Ddce120_resource.c562 if (pool->base.mis[i] != NULL) { in destruct()
563 kfree(TO_DCE_MEM_INPUT(pool->base.mis[i])); in destruct()
564 pool->base.mis[i] = NULL; in destruct()
1106 pool->base.mis[j] = dce120_mem_input_create(ctx, i); in construct()
1108 if (pool->base.mis[j] == NULL) { in construct()
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce112/
Ddce112_resource.c715 if (pool->base.mis[i] != NULL) { in destruct()
716 kfree(TO_DCE_MEM_INPUT(pool->base.mis[i])); in destruct()
717 pool->base.mis[i] = NULL; in destruct()
1257 pool->base.mis[i] = dce112_mem_input_create(ctx, i); in construct()
1258 if (pool->base.mis[i] == NULL) { in construct()
/Linux-v5.4/arch/arm/boot/dts/
Dspear310.dtsi108 st-plgpio,mis-reg = <0x60>;
Dspear320.dtsi136 st-plgpio,mis-reg = <0x84>;
Dspear1340.dtsi164 st-plgpio,mis-reg = <0xa0>;
Dspear1310.dtsi308 st-plgpio,mis-reg = <0x10>;
/Linux-v5.4/Documentation/
Dspeculation.txt40 It is possible that a CPU mis-predicts the conditional branch, and
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/inc/
Dcore_types.h165 struct mem_input *mis[MAX_PIPES]; member
/Linux-v5.4/tools/perf/Documentation/
Dtips.txt17 Profiling branch (mis)predictions with: perf record -b / perf report
/Linux-v5.4/drivers/media/dvb-frontends/
Dstv0900_core.c1544 enum fe_stv0900_demod_num demod, int mis) in stv0900_set_mis() argument
1548 if (mis < 0 || mis > 255) { in stv0900_set_mis()
1552 dprintk("Enable MIS filtering - %d\n", mis); in stv0900_set_mis()
1554 stv0900_write_reg(intp, ISIENTRY, mis); in stv0900_set_mis()
Dstv090x.c3436 static int stv090x_set_mis(struct stv090x_state *state, int mis) in stv090x_set_mis() argument
3440 if (mis < 0 || mis > 255) { in stv090x_set_mis()
3447 dprintk(FE_DEBUG, 1, "Enable MIS filtering - %d", mis); in stv090x_set_mis()
3452 if (STV090x_WRITE_DEMOD(state, ISIENTRY, mis) < 0) in stv090x_set_mis()
/Linux-v5.4/Documentation/firmware-guide/acpi/
Dmethod-customizing.rst86 .. note:: Be aware that root can mis-use this driver to modify arbitrary
/Linux-v5.4/Documentation/filesystems/
Dntfs.txt12 - Known bugs and (mis-)features
151 will not be visible due to bugs/mis-features in glibc.
213 Known bugs and (mis-)features
/Linux-v5.4/drivers/clk/
DKconfig253 Adapter driver so that any PWM output can be (mis)used as clock signal
/Linux-v5.4/Documentation/networking/device_drivers/toshiba/
Dspider_net.txt60 The head pointer (somewhat mis-named) follows after the tail pointer.
/Linux-v5.4/fs/befs/
DChangeLog125 * Added workaround for mis-understanding of the nature of the b+trees used
/Linux-v5.4/tools/perf/
Ddesign.txt7 as instructions executed, cachemisses suffered, or branches mis-predicted -
/Linux-v5.4/Documentation/networking/
Dnetdev-FAQ.rst266 mis-indent function arguments that span multiple lines. If it is your

12