| /Linux-v5.4/drivers/usb/mtu3/ |
| D | mtu3_core.c | 75 mtu3_setbits(mtu->mac_base, U3D_USB3_CONFIG, USB3_EN); in mtu3_ss_func_set()
77 mtu3_clrbits(mtu->mac_base, U3D_USB3_CONFIG, USB3_EN); in mtu3_ss_func_set()
86 mtu3_setbits(mtu->mac_base, U3D_POWER_MANAGEMENT, in mtu3_hs_softconn_set()
89 mtu3_clrbits(mtu->mac_base, U3D_POWER_MANAGEMENT, in mtu3_hs_softconn_set()
153 void __iomem *mbase = mtu->mac_base; in mtu3_intr_disable()
163 void __iomem *mbase = mtu->mac_base; in mtu3_intr_status_clear()
178 void __iomem *mbase = mtu->mac_base; in mtu3_intr_enable()
211 mtu3_setbits(mtu->mac_base, U3D_EP_RST, rst_bit); in mtu3_ep_reset()
212 mtu3_clrbits(mtu->mac_base, U3D_EP_RST, rst_bit); in mtu3_ep_reset()
219 void __iomem *mbase = mtu->mac_base; in mtu3_ep_stall_set()
[all …]
|
| D | mtu3_gadget_ep0.c | 82 void __iomem *fifo = mep->mtu->mac_base + U3D_FIFO0; in ep0_write_fifo()
102 void __iomem *fifo = mep->mtu->mac_base + U3D_FIFO0; in ep0_read_fifo()
138 void __iomem *mbase = mtu->mac_base; in ep0_stall_set()
147 mtu3_writel(mtu->mac_base, U3D_EP0CSR, csr); in ep0_stall_set()
267 void __iomem *mbase = mtu->mac_base; in handle_test_mode()
318 void __iomem *mbase = mtu->mac_base; in ep0_handle_feature_dev()
435 void __iomem *mbase = mtu->mac_base; in handle_standard_request()
505 void __iomem *mbase = mtu->mac_base; in ep0_rx_state()
588 csr = mtu3_readl(mtu->mac_base, U3D_EP0CSR) & EP0_W1C_BITS; in ep0_tx_state()
589 mtu3_writel(mtu->mac_base, U3D_EP0CSR, csr | EP0_TXPKTRDY); in ep0_tx_state()
[all …]
|
| D | mtu3_qmu.c | 192 void __iomem *mbase = mtu->mac_base; in mtu3_qmu_resume()
329 void __iomem *mbase = mtu->mac_base; in mtu3_qmu_start()
373 void __iomem *mbase = mtu->mac_base; in mtu3_qmu_stop()
417 void __iomem *mbase = mtu->mac_base; in qmu_tx_zlp_error_handler()
468 void __iomem *mbase = mtu->mac_base; in qmu_done_tx()
508 void __iomem *mbase = mtu->mac_base; in qmu_done_rx()
556 void __iomem *mbase = mtu->mac_base; in qmu_exception_isr()
596 void __iomem *mbase = mtu->mac_base; in mtu3_qmu_isr()
|
| D | mtu3_debugfs.c | 81 void __iomem *mbase = mtu->mac_base; in mtu3_link_state_show()
169 mtu3_debugfs_regset(mtu, mtu->mac_base, regs, 7, "ep-regs", parent); in mtu3_debugfs_ep_regset()
411 mtu3_debugfs_regset(mtu, mtu->mac_base, in ssusb_dev_debugfs_init()
415 mtu3_debugfs_regset(mtu, mtu->mac_base, in ssusb_dev_debugfs_init()
|
| D | mtu3.h | 247 void __iomem *mac_base; member
330 void __iomem *mac_base; member
|
| D | mtu3_dr.c | 45 mtu3_setbits(ssusb->mac_base, U3D_DEVICE_CONTROL, DC_SESSION); in toggle_opstate()
46 mtu3_setbits(ssusb->mac_base, U3D_POWER_MANAGEMENT, SOFT_CONN); in toggle_opstate()
|
| D | mtu3_gadget.c | 450 return (int)mtu3_readl(mtu->mac_base, U3D_USB20_FRAME_NUM); in mtu3_gadget_get_frame()
466 mtu3_setbits(mtu->mac_base, U3D_LINK_POWER_CONTROL, UX_EXIT); in mtu3_gadget_wakeup()
468 mtu3_setbits(mtu->mac_base, U3D_POWER_MANAGEMENT, RESUME); in mtu3_gadget_wakeup()
472 mtu3_clrbits(mtu->mac_base, U3D_POWER_MANAGEMENT, RESUME); in mtu3_gadget_wakeup()
|
| /Linux-v5.4/drivers/net/ethernet/atheros/ |
| D | ag71xx.c | 311 void __iomem *mac_base; member
354 iowrite32(value, ag->mac_base + reg); in ag71xx_wr()
356 (void)ioread32(ag->mac_base + reg); in ag71xx_wr()
361 return ioread32(ag->mac_base + reg); in ag71xx_rr()
368 r = ag->mac_base + reg; in ag71xx_sb()
378 r = ag->mac_base + reg; in ag71xx_cb()
1690 ag->mac_base = devm_ioremap_nocache(&pdev->dev, res->start, in ag71xx_probe()
1692 if (!ag->mac_base) { in ag71xx_probe()
1780 (unsigned long)ag->mac_base, ndev->irq, in ag71xx_probe()
|
| /Linux-v5.4/drivers/atm/ |
| D | eni.c | 1693 void __iomem *mac_base; in get_esi_fpga() local
1696 mac_base = base+EPROM_SIZE-sizeof(struct midway_eprom); in get_esi_fpga()
1697 for (i = 0; i < ESI_LEN; i++) dev->esi[i] = readb(mac_base+(i^3)); in get_esi_fpga()
|
| /Linux-v5.4/drivers/net/ethernet/broadcom/bnx2x/ |
| D | bnx2x_link.c | 13743 u32 mac_base; in bnx2x_check_half_open_conn() local
13757 mac_base = (params->port) ? GRCBASE_XMAC1 : GRCBASE_XMAC0; in bnx2x_check_half_open_conn()
13760 REG_WR(bp, mac_base + XMAC_REG_CLEAR_RX_LSS_STATUS, 0); in bnx2x_check_half_open_conn()
13761 REG_WR(bp, mac_base + XMAC_REG_CLEAR_RX_LSS_STATUS, in bnx2x_check_half_open_conn()
13764 if (REG_RD(bp, mac_base + XMAC_REG_RX_LSS_STATUS)) in bnx2x_check_half_open_conn()
13775 mac_base = params->port ? NIG_REG_INGRESS_BMAC1_MEM : in bnx2x_check_half_open_conn()
13783 REG_RD_DMAE(bp, mac_base + lss_status_reg, wb_data, 2); in bnx2x_check_half_open_conn()
|
