Home
last modified time | relevance | path

Searched refs:ixLCAC_MC0_OVR_VAL (Results 1 – 9 of 9) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/smu/
Dsmu_6_0_d.h28 #define ixLCAC_MC0_OVR_VAL 0x011E macro
Dsmu_8_0_d.h634 #define ixLCAC_MC0_OVR_VAL 0xd0208138 macro
Dsmu_7_0_0_d.h727 #define ixLCAC_MC0_OVR_VAL 0xc0400d38 macro
Dsmu_7_1_1_d.h1027 #define ixLCAC_MC0_OVR_VAL 0xc0400138 macro
Dsmu_7_0_1_d.h1216 #define ixLCAC_MC0_OVR_VAL 0xc0400d38 macro
Dsmu_7_1_2_d.h1177 #define ixLCAC_MC0_OVR_VAL 0xc0400138 macro
Dsmu_7_1_3_d.h1109 #define ixLCAC_MC0_OVR_VAL 0xc0400138 macro
Dsmu_7_1_0_d.h1246 #define ixLCAC_MC0_OVR_VAL 0xc0400d38 macro
/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Dkv_dpm.c539 WREG32_SMC(ixLCAC_MC0_OVR_VAL, 0);