| /Linux-v5.4/drivers/clk/imx/ | 
| D | clk-imx8mq.c | 350 	clks[IMX8MQ_SYS1_PLL_40M] = imx_clk_fixed_factor("sys1_pll_40m", "sys1_pll_out", 1, 20);  in imx8mq_clocks_probe()351 	clks[IMX8MQ_SYS1_PLL_80M] = imx_clk_fixed_factor("sys1_pll_80m", "sys1_pll_out", 1, 10);  in imx8mq_clocks_probe()
 352 	clks[IMX8MQ_SYS1_PLL_100M] = imx_clk_fixed_factor("sys1_pll_100m", "sys1_pll_out", 1, 8);  in imx8mq_clocks_probe()
 353 	clks[IMX8MQ_SYS1_PLL_133M] = imx_clk_fixed_factor("sys1_pll_133m", "sys1_pll_out", 1, 6);  in imx8mq_clocks_probe()
 354 	clks[IMX8MQ_SYS1_PLL_160M] = imx_clk_fixed_factor("sys1_pll_160m", "sys1_pll_out", 1, 5);  in imx8mq_clocks_probe()
 355 	clks[IMX8MQ_SYS1_PLL_200M] = imx_clk_fixed_factor("sys1_pll_200m", "sys1_pll_out", 1, 4);  in imx8mq_clocks_probe()
 356 	clks[IMX8MQ_SYS1_PLL_266M] = imx_clk_fixed_factor("sys1_pll_266m", "sys1_pll_out", 1, 3);  in imx8mq_clocks_probe()
 357 	clks[IMX8MQ_SYS1_PLL_400M] = imx_clk_fixed_factor("sys1_pll_400m", "sys1_pll_out", 1, 2);  in imx8mq_clocks_probe()
 358 	clks[IMX8MQ_SYS1_PLL_800M] = imx_clk_fixed_factor("sys1_pll_800m", "sys1_pll_out", 1, 1);  in imx8mq_clocks_probe()
 360 	clks[IMX8MQ_SYS2_PLL_50M] = imx_clk_fixed_factor("sys2_pll_50m", "sys2_pll_out", 1, 20);  in imx8mq_clocks_probe()
 [all …]
 
 | 
| D | clk-imx8mn.c | 448 	clks[IMX8MN_SYS_PLL1_40M] = imx_clk_fixed_factor("sys_pll1_40m", "sys_pll1_out", 1, 20);  in imx8mn_clocks_probe()449 	clks[IMX8MN_SYS_PLL1_80M] = imx_clk_fixed_factor("sys_pll1_80m", "sys_pll1_out", 1, 10);  in imx8mn_clocks_probe()
 450 	clks[IMX8MN_SYS_PLL1_100M] = imx_clk_fixed_factor("sys_pll1_100m", "sys_pll1_out", 1, 8);  in imx8mn_clocks_probe()
 451 	clks[IMX8MN_SYS_PLL1_133M] = imx_clk_fixed_factor("sys_pll1_133m", "sys_pll1_out", 1, 6);  in imx8mn_clocks_probe()
 452 	clks[IMX8MN_SYS_PLL1_160M] = imx_clk_fixed_factor("sys_pll1_160m", "sys_pll1_out", 1, 5);  in imx8mn_clocks_probe()
 453 	clks[IMX8MN_SYS_PLL1_200M] = imx_clk_fixed_factor("sys_pll1_200m", "sys_pll1_out", 1, 4);  in imx8mn_clocks_probe()
 454 	clks[IMX8MN_SYS_PLL1_266M] = imx_clk_fixed_factor("sys_pll1_266m", "sys_pll1_out", 1, 3);  in imx8mn_clocks_probe()
 455 	clks[IMX8MN_SYS_PLL1_400M] = imx_clk_fixed_factor("sys_pll1_400m", "sys_pll1_out", 1, 2);  in imx8mn_clocks_probe()
 456 	clks[IMX8MN_SYS_PLL1_800M] = imx_clk_fixed_factor("sys_pll1_800m", "sys_pll1_out", 1, 1);  in imx8mn_clocks_probe()
 458 	clks[IMX8MN_SYS_PLL2_50M] = imx_clk_fixed_factor("sys_pll2_50m", "sys_pll2_out", 1, 20);  in imx8mn_clocks_probe()
 [all …]
 
 | 
| D | clk-imx8mm.c | 435 	clks[IMX8MM_SYS_PLL1_40M] = imx_clk_fixed_factor("sys_pll1_40m", "sys_pll1_out", 1, 20);  in imx8mm_clocks_probe()436 	clks[IMX8MM_SYS_PLL1_80M] = imx_clk_fixed_factor("sys_pll1_80m", "sys_pll1_out", 1, 10);  in imx8mm_clocks_probe()
 437 	clks[IMX8MM_SYS_PLL1_100M] = imx_clk_fixed_factor("sys_pll1_100m", "sys_pll1_out", 1, 8);  in imx8mm_clocks_probe()
 438 	clks[IMX8MM_SYS_PLL1_133M] = imx_clk_fixed_factor("sys_pll1_133m", "sys_pll1_out", 1, 6);  in imx8mm_clocks_probe()
 439 	clks[IMX8MM_SYS_PLL1_160M] = imx_clk_fixed_factor("sys_pll1_160m", "sys_pll1_out", 1, 5);  in imx8mm_clocks_probe()
 440 	clks[IMX8MM_SYS_PLL1_200M] = imx_clk_fixed_factor("sys_pll1_200m", "sys_pll1_out", 1, 4);  in imx8mm_clocks_probe()
 441 	clks[IMX8MM_SYS_PLL1_266M] = imx_clk_fixed_factor("sys_pll1_266m", "sys_pll1_out", 1, 3);  in imx8mm_clocks_probe()
 442 	clks[IMX8MM_SYS_PLL1_400M] = imx_clk_fixed_factor("sys_pll1_400m", "sys_pll1_out", 1, 2);  in imx8mm_clocks_probe()
 443 	clks[IMX8MM_SYS_PLL1_800M] = imx_clk_fixed_factor("sys_pll1_800m", "sys_pll1_out", 1, 1);  in imx8mm_clocks_probe()
 445 	clks[IMX8MM_SYS_PLL2_50M] = imx_clk_fixed_factor("sys_pll2_50m", "sys_pll2_out", 1, 20);  in imx8mm_clocks_probe()
 [all …]
 
 | 
| D | clk-imx35.c | 120 	clk[mpll] = imx_clk_fixed_factor("mpll_075", "mpll", 3, 4);  in _mx35_clocks_init()123 		clk[arm] = imx_clk_fixed_factor("arm", "mpll_075", 1, aad->arm);  in _mx35_clocks_init()
 125 		clk[arm] = imx_clk_fixed_factor("arm", "mpll", 1, aad->arm);  in _mx35_clocks_init()
 138 	clk[hsp] = imx_clk_fixed_factor("hsp", "arm", 1, hsp_div[hsp_sel]);  in _mx35_clocks_init()
 140 	clk[ahb] = imx_clk_fixed_factor("ahb", "arm", 1, aad->ahb);  in _mx35_clocks_init()
 141 	clk[ipg] = imx_clk_fixed_factor("ipg", "ahb", 1, 2);  in _mx35_clocks_init()
 
 | 
| D | clk-imx27.c | 70 	clk[IMX27_CLK_FPM] = imx_clk_fixed_factor("fpm", "ckil", 1024, 1);  in _mx27_clocks_init()71 	clk[IMX27_CLK_CKIH_DIV1P5] = imx_clk_fixed_factor("ckih_div1p5", "ckih_gate", 2, 3);  in _mx27_clocks_init()
 78 	clk[IMX27_CLK_MPLL_MAIN2] = imx_clk_fixed_factor("mpll_main2", "mpll", 2, 3);  in _mx27_clocks_init()
 82 		clk[IMX27_CLK_IPG] = imx_clk_fixed_factor("ipg", "ahb", 1, 2);  in _mx27_clocks_init()
 
 | 
| D | clk-imx21.c | 49 	clk[IMX21_CLK_FPM] = imx_clk_fixed_factor("fpm", "ckil", 512, 1);  in _mx21_clocks_init()50 	clk[IMX21_CLK_CKIH_DIV1P5] = imx_clk_fixed_factor("ckih_div1p5", "ckih_gate", 2, 3);  in _mx21_clocks_init()
 
 | 
| D | clk-vf610.c | 196 	clk[VF610_CLK_FXOSC_HALF] = imx_clk_fixed_factor("fxosc_half", "fxosc", 1, 2);  in vf610_clocks_init()303 	clk[VF610_CLK_ENET_50M] = imx_clk_fixed_factor("enet_50m", "pll5_enet", 1, 10);  in vf610_clocks_init()
 304 	clk[VF610_CLK_ENET_25M] = imx_clk_fixed_factor("enet_25m", "pll5_enet", 1, 20);  in vf610_clocks_init()
 418 	clk[VF610_CLK_VADC_DIV_HALF] = imx_clk_fixed_factor("vadc_div_half", "vadc_div", 1, 2);  in vf610_clocks_init()
 
 | 
| D | clk-imx1.c | 45 	clk[IMX1_CLK_CLK32_PREMULT] = imx_clk_fixed_factor("clk32_premult", "clk32", 512, 1);  in mx1_clocks_init_dt()
 | 
| D | clk-imx25.c | 93 	clk[mpll_cpu_3_4] = imx_clk_fixed_factor("mpll_cpu_3_4", "mpll", 3, 4);  in __mx25_clocks_init()98 	clk[ipg] = imx_clk_fixed_factor("ipg", "ahb", 1, 2);  in __mx25_clocks_init()
 
 | 
| D | clk-imx5.c | 295 	clk[IMX5_CLK_SATA_REF]		= imx_clk_fixed_factor("sata_ref", "usb_phy1_gate", 1, 1);  in mx5_clocks_common_init()528 	clk[IMX5_CLK_LDB_DI1_DIV_3_5]	= imx_clk_fixed_factor("ldb_di1_div_3_5", "ldb_di1_sel", 2, 7);  in mx53_clocks_init()
 533 	clk[IMX5_CLK_LDB_DI0_DIV_3_5]	= imx_clk_fixed_factor("ldb_di0_div_3_5", "ldb_di0_sel", 2, 7);  in mx53_clocks_init()
 
 | 
| D | clk.h | 70 #define imx_clk_fixed_factor(name, parent, mult, div) \  macro
 |