/Linux-v5.4/arch/arm64/boot/dts/arm/ |
D | rtsm_ve-aemv8a.dts | 13 #include <dt-bindings/interrupt-controller/arm-gic.h> 22 interrupt-parent = <&gic>; 97 gic: interrupt-controller@2c001000 { label 98 compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic"; 149 interrupt-map = <0 0 0 &gic GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>, 150 <0 0 1 &gic GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>, 151 <0 0 2 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, 152 <0 0 3 &gic GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>, 153 <0 0 4 &gic GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>, 154 <0 0 5 &gic GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>, [all …]
|
D | vexpress-v2f-1xv7-ca53x2.dts | 15 #include <dt-bindings/interrupt-controller/arm-gic.h> 23 interrupt-parent = <&gic>; 82 gic: interrupt-controller@2c001000 { label 83 compatible = "arm,gic-400"; 161 interrupt-map = <0 0 0 &gic GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>, 162 <0 0 1 &gic GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>, 163 <0 0 2 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, 164 <0 0 3 &gic GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>, 165 <0 0 4 &gic GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>, 166 <0 0 5 &gic GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>, [all …]
|
D | fvp-base-revc.dts | 13 #include <dt-bindings/interrupt-controller/arm-gic.h> 23 interrupt-parent = <&gic>; 115 gic: interrupt-controller@2f000000 { label 116 compatible = "arm,gic-v3"; 131 compatible = "arm,gic-v3-its"; 164 interrupt-map = <0 0 0 1 &gic GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>, 165 <0 0 0 2 &gic GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>, 166 <0 0 0 3 &gic GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>, 167 <0 0 0 4 &gic GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>; 223 interrupt-map = <0 0 0 &gic 0 0 GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>, [all …]
|
D | foundation-v8.dtsi | 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 17 interrupt-parent = <&gic>; 110 interrupt-map = <0 0 0 &gic 0 0 GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>, 111 <0 0 1 &gic 0 0 GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>, 112 <0 0 2 &gic 0 0 GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, 113 <0 0 3 &gic 0 0 GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>, 114 <0 0 4 &gic 0 0 GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>, 115 <0 0 5 &gic 0 0 GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>, 116 <0 0 6 &gic 0 0 GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>, 117 <0 0 7 &gic 0 0 GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>, [all …]
|
D | juno-base.dtsi | 60 gic: interrupt-controller@2c010000 { label 61 compatible = "arm,gic-400", "arm,cortex-a15-gic"; 74 compatible = "arm,gic-v2m-frame"; 80 compatible = "arm,gic-v2m-frame"; 86 compatible = "arm,gic-v2m-frame"; 92 compatible = "arm,gic-v2m-frame"; 523 interrupt-map = <0 0 0 1 &gic 0 0 GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>, 524 <0 0 0 2 &gic 0 0 GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>, 525 <0 0 0 3 &gic 0 0 GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>, 526 <0 0 0 4 &gic 0 0 GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>; [all …]
|
/Linux-v5.4/arch/arm/boot/dts/ |
D | vexpress-v2p-ca5s.dts | 19 interrupt-parent = <&gic>; 121 gic: interrupt-controller@2c001000 { label 122 compatible = "arm,cortex-a5-gic", "arm,cortex-a9-gic"; 223 interrupt-map = <0 0 0 &gic 0 0 4>, 224 <0 0 1 &gic 0 1 4>, 225 <0 0 2 &gic 0 2 4>, 226 <0 0 3 &gic 0 3 4>, 227 <0 0 4 &gic 0 4 4>, 228 <0 0 5 &gic 0 5 4>, 229 <0 0 6 &gic 0 6 4>, [all …]
|
D | vexpress-v2p-ca15-tc1.dts | 19 interrupt-parent = <&gic>; 94 gic: interrupt-controller@2c001000 { label 95 compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic"; 253 interrupt-map = <0 0 0 &gic 0 0 4>, 254 <0 0 1 &gic 0 1 4>, 255 <0 0 2 &gic 0 2 4>, 256 <0 0 3 &gic 0 3 4>, 257 <0 0 4 &gic 0 4 4>, 258 <0 0 5 &gic 0 5 4>, 259 <0 0 6 &gic 0 6 4>, [all …]
|
D | vexpress-v2p-ca9.dts | 19 interrupt-parent = <&gic>; 155 gic: interrupt-controller@1e001000 { label 156 compatible = "arm,cortex-a9-gic"; 311 interrupt-map = <0 0 0 &gic 0 0 4>, 312 <0 0 1 &gic 0 1 4>, 313 <0 0 2 &gic 0 2 4>, 314 <0 0 3 &gic 0 3 4>, 315 <0 0 4 &gic 0 4 4>, 316 <0 0 5 &gic 0 5 4>, 317 <0 0 6 &gic 0 6 4>, [all …]
|
D | bcm5301x.dtsi | 15 #include <dt-bindings/interrupt-controller/arm-gic.h> 20 interrupt-parent = <&gic>; 88 gic: interrupt-controller@21000 { label 89 compatible = "arm,cortex-a9-gic"; 171 <0x00000000 0 &gic GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>, 174 <0x00007000 0 &gic GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>, 175 <0x00007000 1 &gic GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>, 176 <0x00007000 2 &gic GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>, 177 <0x00007000 3 &gic GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>, 178 <0x00007000 4 &gic GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>, [all …]
|
D | bcm53573.dtsi | 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 14 interrupt-parent = <&gic>; 41 gic: interrupt-controller@1000 { label 42 compatible = "arm,cortex-a7-gic"; 82 <0x00000000 0 &gic GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>, 85 <0x00001000 0 &gic GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>, 88 <0x00002000 0 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, 89 <0x00002000 1 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, 90 <0x00002000 2 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, 91 <0x00002000 3 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, [all …]
|
D | vexpress-v2p-ca15_a7.dts | 19 interrupt-parent = <&gic>; 149 gic: interrupt-controller@2c001000 { label 150 compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic"; 625 interrupt-map = <0 0 0 &gic 0 0 4>, 626 <0 0 1 &gic 0 1 4>, 627 <0 0 2 &gic 0 2 4>, 628 <0 0 3 &gic 0 3 4>, 629 <0 0 4 &gic 0 4 4>, 630 <0 0 5 &gic 0 5 4>, 631 <0 0 6 &gic 0 6 4>, [all …]
|
D | exynos54xx.dtsi | 30 interrupt-parent = <&gic>; 82 <4 &gic 0 120 IRQ_TYPE_LEVEL_HIGH>, 83 <5 &gic 0 121 IRQ_TYPE_LEVEL_HIGH>, 84 <6 &gic 0 122 IRQ_TYPE_LEVEL_HIGH>, 85 <7 &gic 0 123 IRQ_TYPE_LEVEL_HIGH>, 86 <8 &gic 0 128 IRQ_TYPE_LEVEL_HIGH>, 87 <9 &gic 0 129 IRQ_TYPE_LEVEL_HIGH>, 88 <10 &gic 0 130 IRQ_TYPE_LEVEL_HIGH>, 89 <11 &gic 0 131 IRQ_TYPE_LEVEL_HIGH>;
|
/Linux-v5.4/drivers/irqchip/ |
D | irq-gic.c | 361 struct gic_chip_data *gic = &gic_data[0]; in gic_handle_irq() local 362 void __iomem *cpu_base = gic_data_cpu_base(gic); in gic_handle_irq() 372 handle_domain_irq(gic->domain, irqnr, regs); in gic_handle_irq() 442 static u8 gic_get_cpumask(struct gic_chip_data *gic) in gic_get_cpumask() argument 444 void __iomem *base = gic_data_dist_base(gic); in gic_get_cpumask() 467 static void gic_cpu_if_up(struct gic_chip_data *gic) in gic_cpu_if_up() argument 469 void __iomem *cpu_base = gic_data_cpu_base(gic); in gic_cpu_if_up() 474 if (gic == &gic_data[0] && static_branch_likely(&supports_deactivate_key)) in gic_cpu_if_up() 491 static void gic_dist_init(struct gic_chip_data *gic) in gic_dist_init() argument 495 unsigned int gic_irqs = gic->gic_irqs; in gic_dist_init() [all …]
|
D | Makefile | 29 obj-$(CONFIG_ARM_GIC) += irq-gic.o irq-gic-common.o 30 obj-$(CONFIG_ARM_GIC_PM) += irq-gic-pm.o 31 obj-$(CONFIG_ARCH_REALVIEW) += irq-gic-realview.o 32 obj-$(CONFIG_ARM_GIC_V2M) += irq-gic-v2m.o 33 obj-$(CONFIG_ARM_GIC_V3) += irq-gic-v3.o irq-gic-v3-mbi.o irq-gic-common.o 34 obj-$(CONFIG_ARM_GIC_V3_ITS) += irq-gic-v3-its.o irq-gic-v3-its-platform-msi.o irq-gic-v4.o 35 obj-$(CONFIG_ARM_GIC_V3_ITS_PCI) += irq-gic-v3-its-pci-msi.o 36 obj-$(CONFIG_ARM_GIC_V3_ITS_FSL_MC) += irq-gic-v3-its-fsl-mc-msi.o 71 obj-$(CONFIG_MIPS_GIC) += irq-mips-gic.o
|
D | irq-gic-pm.c | 28 struct gic_chip_data *gic = chip_pm->chip_data; in gic_runtime_resume() local 44 if (!gic) in gic_runtime_resume() 47 gic_dist_restore(gic); in gic_runtime_resume() 48 gic_cpu_restore(gic); in gic_runtime_resume() 56 struct gic_chip_data *gic = chip_pm->chip_data; in gic_runtime_suspend() local 59 gic_dist_save(gic); in gic_runtime_suspend() 60 gic_cpu_save(gic); in gic_runtime_suspend()
|
/Linux-v5.4/arch/arm64/boot/dts/xilinx/ |
D | zynqmp.dtsi | 106 interrupt-parent = <&gic>; 120 interrupt-parent = <&gic>; 133 gic: interrupt-controller@f9010000 { label 134 compatible = "arm,gic-400", "arm,cortex-a15-gic"; 141 interrupt-parent = <&gic>; 158 interrupt-parent = <&gic>; 169 interrupt-parent = <&gic>; 184 interrupt-parent = <&gic>; 198 interrupt-parent = <&gic>; 208 interrupt-parent = <&gic>; [all …]
|
/Linux-v5.4/Documentation/devicetree/bindings/interrupt-controller/ |
D | renesas,rza1-irqc.txt | 34 <0 0 &gic GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>, 35 <1 0 &gic GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>, 36 <2 0 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, 37 <3 0 &gic GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>, 38 <4 0 &gic GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>, 39 <5 0 &gic GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>, 40 <6 0 &gic GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>, 41 <7 0 &gic GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
|
D | mips-gic.txt | 9 - compatible : Should be "mti,gic". 14 See <include/dt-bindings/interrupt-controller/mips-gic.h>. 34 - compatible : Should be "mti,gic-timer". 45 gic: interrupt-controller@1bdc0000 { 46 compatible = "mti,gic"; 56 compatible = "mti,gic-timer"; 64 interrupt-parent = <&gic>;
|
/Linux-v5.4/arch/arm64/boot/dts/cavium/ |
D | thunder2-99xx.dtsi | 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 15 interrupt-parent = <&gic>; 58 gic: interrupt-controller@400080000 { label 59 compatible = "arm,gic-v3"; 70 gicits: gic-its@40010000 { 71 compatible = "arm,gic-v3-its"; 121 <0 0 0 1 &gic 0 0 GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH 122 0 0 0 2 &gic 0 0 GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH 123 0 0 0 3 &gic 0 0 GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH 124 0 0 0 4 &gic 0 0 GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>; [all …]
|
/Linux-v5.4/Documentation/devicetree/bindings/bus/ |
D | brcm,bus-axi.txt | 34 <0x00024000 0 &gic GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>, 37 <0x00025000 0 &gic GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>; 40 <0x00012000 0 &gic GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>, 41 <0x00012000 1 &gic GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>, 42 <0x00012000 2 &gic GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>, 43 <0x00012000 3 &gic GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>, 44 <0x00012000 4 &gic GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>, 45 <0x00012000 5 &gic GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
|
/Linux-v5.4/arch/mips/boot/dts/img/ |
D | boston.dts | 7 #include <dt-bindings/interrupt-controller/mips-gic.h> 48 interrupt-parent = <&gic>; 78 interrupt-parent = <&gic>; 108 interrupt-parent = <&gic>; 181 gic: interrupt-controller@16120000 { label 182 compatible = "mti,gic"; 189 compatible = "mti,gic-timer"; 227 interrupt-parent = <&gic>;
|
/Linux-v5.4/arch/mips/boot/dts/mti/ |
D | malta.dts | 5 #include <dt-bindings/interrupt-controller/mips-gic.h> 23 gic: interrupt-controller@1bdc0000 { label 24 compatible = "mti,gic"; 31 * Declare the interrupt-parent even though the mti,gic 39 compatible = "mti,gic-timer"; 50 interrupt-parent = <&gic>;
|
/Linux-v5.4/drivers/staging/mt7621-dts/ |
D | mt7621.dtsi | 1 #include <dt-bindings/interrupt-controller/mips-gic.h> 95 interrupt-parent = <&gic>; 126 interrupt-parent = <&gic>; 161 interrupt-parent = <&gic>; 194 interrupt-parent = <&gic>; 211 interrupt-parent = <&gic>; 344 interrupt-parent = <&gic>; 359 interrupt-parent = <&gic>; 363 gic: interrupt-controller@1fbc0000 { label 364 compatible = "mti,gic"; [all …]
|
/Linux-v5.4/include/linux/irqchip/ |
D | arm-gic.h | 137 void gic_cpu_save(struct gic_chip_data *gic); 138 void gic_cpu_restore(struct gic_chip_data *gic); 139 void gic_dist_save(struct gic_chip_data *gic); 140 void gic_dist_restore(struct gic_chip_data *gic); 152 int gic_of_init_child(struct device *dev, struct gic_chip_data **gic, int irq);
|
/Linux-v5.4/arch/arm64/boot/dts/apm/ |
D | apm-shadowcat.dtsi | 10 interrupt-parent = <&gic>; 112 gic: interrupt-controller@78090000 { label 113 compatible = "arm,cortex-a15-gic"; 125 compatible = "arm,gic-v2m-frame"; 130 compatible = "arm,gic-v2m-frame"; 135 compatible = "arm,gic-v2m-frame"; 140 compatible = "arm,gic-v2m-frame"; 145 compatible = "arm,gic-v2m-frame"; 150 compatible = "arm,gic-v2m-frame"; 155 compatible = "arm,gic-v2m-frame"; [all …]
|