Home
last modified time | relevance | path

Searched refs:get_wptr (Results 1 – 25 of 37) sorted by relevance

12

/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Damdgpu_ih.h61 u32 (*get_wptr)(struct amdgpu_device *adev, struct amdgpu_ih_ring *ih); member
67 #define amdgpu_ih_get_wptr(adev, ih) (adev)->irq.ih_funcs->get_wptr((adev), (ih))
Damdgpu_ring.h123 u64 (*get_wptr)(struct amdgpu_ring *ring); member
236 #define amdgpu_ring_get_wptr(r) (r)->funcs->get_wptr((r))
Dsi_ih.c294 .get_wptr = si_ih_get_wptr,
Dcik_ih.c439 .get_wptr = cik_ih_get_wptr,
Dcz_ih.c420 .get_wptr = cz_ih_get_wptr,
Diceland_ih.c418 .get_wptr = iceland_ih_get_wptr,
Dtonga_ih.c472 .get_wptr = tonga_ih_get_wptr,
Dvce_v3_0.c899 .get_wptr = vce_v3_0_ring_get_wptr,
923 .get_wptr = vce_v3_0_ring_get_wptr,
Duvd_v6_0.c1521 .get_wptr = uvd_v6_0_ring_get_wptr,
1547 .get_wptr = uvd_v6_0_ring_get_wptr,
1576 .get_wptr = uvd_v6_0_enc_ring_get_wptr,
Dvcn_v2_5.c1007 .get_wptr = vcn_v2_5_dec_ring_get_wptr,
1107 .get_wptr = vcn_v2_5_enc_ring_get_wptr,
1186 .get_wptr = vcn_v2_5_jpeg_ring_get_wptr,
Dnavi10_ih.c469 .get_wptr = navi10_ih_get_wptr,
Dvce_v2_0.c610 .get_wptr = vce_v2_0_ring_get_wptr,
Dsdma_v4_0.c2261 .get_wptr = sdma_v4_0_ring_get_wptr,
2297 .get_wptr = sdma_v4_0_ring_get_wptr,
2329 .get_wptr = sdma_v4_0_page_ring_get_wptr,
2361 .get_wptr = sdma_v4_0_page_ring_get_wptr,
Duvd_v4_2.c746 .get_wptr = uvd_v4_2_ring_get_wptr,
Duvd_v5_0.c855 .get_wptr = uvd_v5_0_ring_get_wptr,
Dvega10_ih.c708 .get_wptr = vega10_ih_get_wptr,
Dvcn_v2_0.c2176 .get_wptr = vcn_v2_0_dec_ring_get_wptr,
2207 .get_wptr = vcn_v2_0_enc_ring_get_wptr,
2236 .get_wptr = vcn_v2_0_jpeg_ring_get_wptr,
Dvcn_v1_0.c2205 .get_wptr = vcn_v1_0_dec_ring_get_wptr,
2239 .get_wptr = vcn_v1_0_enc_ring_get_wptr,
2272 .get_wptr = vcn_v1_0_jpeg_ring_get_wptr,
Dsi_dma.c725 .get_wptr = si_dma_ring_get_wptr,
Duvd_v7_0.c1779 .get_wptr = uvd_v7_0_ring_get_wptr,
1812 .get_wptr = uvd_v7_0_enc_ring_get_wptr,
/Linux-v5.4/drivers/gpu/drm/msm/adreno/
Da5xx_preempt.c49 wptr = get_wptr(ring); in update_wptr()
66 empty = (get_wptr(ring) == ring->memptrs->rptr); in get_next_ring()
136 a5xx_gpu->preempt[ring->id]->wptr = get_wptr(ring); in a5xx_preempt_trigger()
Dadreno_gpu.c499 wptr = get_wptr(ring); in adreno_flush()
510 uint32_t wptr = get_wptr(ring); in adreno_idle()
539 state->ring[i].wptr = get_wptr(gpu->rb[i]); in adreno_gpu_state_get()
775 printk("rb wptr: %d\n", get_wptr(ring)); in adreno_dump_info()
Dadreno_gpu.h366 static inline uint32_t get_wptr(struct msm_ringbuffer *ring) in get_wptr() function
Da6xx_gpu.c63 wptr = get_wptr(ring); in a6xx_flush()
/Linux-v5.4/drivers/gpu/drm/radeon/
Dradeon_asic.c194 .get_wptr = &r100_gfx_get_wptr,
344 .get_wptr = &r100_gfx_get_wptr,
358 .get_wptr = &r100_gfx_get_wptr,
915 .get_wptr = &r600_gfx_get_wptr,
928 .get_wptr = &r600_dma_get_wptr,
1013 .get_wptr = &uvd_v1_0_get_wptr,
1212 .get_wptr = &uvd_v1_0_get_wptr,
1319 .get_wptr = &r600_gfx_get_wptr,
1332 .get_wptr = &r600_dma_get_wptr,
1628 .get_wptr = &cayman_gfx_get_wptr,
[all …]

12