| /Linux-v5.4/drivers/gpu/drm/amd/amdgpu/ |
| D | vcn_v1_0.c | 336 adev->gfx.config.gb_addr_config); in vcn_v1_0_mc_resume_spg_mode() 338 adev->gfx.config.gb_addr_config); in vcn_v1_0_mc_resume_spg_mode() 340 adev->gfx.config.gb_addr_config); in vcn_v1_0_mc_resume_spg_mode() 342 adev->gfx.config.gb_addr_config); in vcn_v1_0_mc_resume_spg_mode() 344 adev->gfx.config.gb_addr_config); in vcn_v1_0_mc_resume_spg_mode() 346 adev->gfx.config.gb_addr_config); in vcn_v1_0_mc_resume_spg_mode() 348 adev->gfx.config.gb_addr_config); in vcn_v1_0_mc_resume_spg_mode() 350 adev->gfx.config.gb_addr_config); in vcn_v1_0_mc_resume_spg_mode() 352 adev->gfx.config.gb_addr_config); in vcn_v1_0_mc_resume_spg_mode() 354 adev->gfx.config.gb_addr_config); in vcn_v1_0_mc_resume_spg_mode() [all …]
|
| D | amdgpu_gfx.h | 117 struct gb_addr_config { struct 149 unsigned gb_addr_config; member 157 struct gb_addr_config gb_addr_config_fields;
|
| D | gfx_v6_0.c | 1578 u32 gb_addr_config = 0; in gfx_v6_0_constants_init() local 1600 gb_addr_config = TAHITI_GB_ADDR_CONFIG_GOLDEN; in gfx_v6_0_constants_init() 1617 gb_addr_config = TAHITI_GB_ADDR_CONFIG_GOLDEN; in gfx_v6_0_constants_init() 1634 gb_addr_config = VERDE_GB_ADDR_CONFIG_GOLDEN; in gfx_v6_0_constants_init() 1651 gb_addr_config = VERDE_GB_ADDR_CONFIG_GOLDEN; in gfx_v6_0_constants_init() 1668 gb_addr_config = HAINAN_GB_ADDR_CONFIG_GOLDEN; in gfx_v6_0_constants_init() 1695 gb_addr_config &= ~GB_ADDR_CONFIG__ROW_SIZE_MASK; in gfx_v6_0_constants_init() 1699 gb_addr_config |= 0 << GB_ADDR_CONFIG__ROW_SIZE__SHIFT; in gfx_v6_0_constants_init() 1702 gb_addr_config |= 1 << GB_ADDR_CONFIG__ROW_SIZE__SHIFT; in gfx_v6_0_constants_init() 1705 gb_addr_config |= 2 << GB_ADDR_CONFIG__ROW_SIZE__SHIFT; in gfx_v6_0_constants_init() [all …]
|
| D | uvd_v4_2.c | 571 WREG32(mmUVD_UDEC_ADDR_CONFIG, adev->gfx.config.gb_addr_config); in uvd_v4_2_mc_resume() 572 WREG32(mmUVD_UDEC_DB_ADDR_CONFIG, adev->gfx.config.gb_addr_config); in uvd_v4_2_mc_resume() 573 WREG32(mmUVD_UDEC_DBW_ADDR_CONFIG, adev->gfx.config.gb_addr_config); in uvd_v4_2_mc_resume()
|
| D | uvd_v5_0.c | 280 WREG32(mmUVD_UDEC_ADDR_CONFIG, adev->gfx.config.gb_addr_config); in uvd_v5_0_mc_resume() 281 WREG32(mmUVD_UDEC_DB_ADDR_CONFIG, adev->gfx.config.gb_addr_config); in uvd_v5_0_mc_resume() 282 WREG32(mmUVD_UDEC_DBW_ADDR_CONFIG, adev->gfx.config.gb_addr_config); in uvd_v5_0_mc_resume()
|
| D | gfx_v9_0.c | 1864 u32 gb_addr_config; in gfx_v9_0_gpu_early_init() local 1876 gb_addr_config = VEGA10_GB_ADDR_CONFIG_GOLDEN; in gfx_v9_0_gpu_early_init() 1884 gb_addr_config = VEGA12_GB_ADDR_CONFIG_GOLDEN; in gfx_v9_0_gpu_early_init() 1893 gb_addr_config = RREG32_SOC15(GC, 0, mmGB_ADDR_CONFIG); in gfx_v9_0_gpu_early_init() 1894 gb_addr_config &= ~0xf3e777ff; in gfx_v9_0_gpu_early_init() 1895 gb_addr_config |= 0x22014042; in gfx_v9_0_gpu_early_init() 1908 gb_addr_config = RAVEN2_GB_ADDR_CONFIG_GOLDEN; in gfx_v9_0_gpu_early_init() 1910 gb_addr_config = RAVEN_GB_ADDR_CONFIG_GOLDEN; in gfx_v9_0_gpu_early_init() 1918 gb_addr_config = RREG32_SOC15(GC, 0, mmGB_ADDR_CONFIG); in gfx_v9_0_gpu_early_init() 1919 gb_addr_config &= ~0xf3e777ff; in gfx_v9_0_gpu_early_init() [all …]
|
| D | gfx_v7_0.c | 1932 WREG32(mmGB_ADDR_CONFIG, adev->gfx.config.gb_addr_config); in gfx_v7_0_constants_init() 1933 WREG32(mmHDP_ADDR_CONFIG, adev->gfx.config.gb_addr_config); in gfx_v7_0_constants_init() 1934 WREG32(mmDMIF_ADDR_CALC, adev->gfx.config.gb_addr_config); in gfx_v7_0_constants_init() 4260 u32 gb_addr_config; in gfx_v7_0_gpu_early_init() local 4281 gb_addr_config = BONAIRE_GB_ADDR_CONFIG_GOLDEN; in gfx_v7_0_gpu_early_init() 4298 gb_addr_config = HAWAII_GB_ADDR_CONFIG_GOLDEN; in gfx_v7_0_gpu_early_init() 4315 gb_addr_config = BONAIRE_GB_ADDR_CONFIG_GOLDEN; in gfx_v7_0_gpu_early_init() 4334 gb_addr_config = BONAIRE_GB_ADDR_CONFIG_GOLDEN; in gfx_v7_0_gpu_early_init() 4382 gb_addr_config &= ~GB_ADDR_CONFIG__ROW_SIZE_MASK; in gfx_v7_0_gpu_early_init() 4386 gb_addr_config |= (0 << GB_ADDR_CONFIG__ROW_SIZE__SHIFT); in gfx_v7_0_gpu_early_init() [all …]
|
| D | gfx_v8_0.c | 1712 u32 gb_addr_config; in gfx_v8_0_gpu_early_init() local 1734 gb_addr_config = TOPAZ_GB_ADDR_CONFIG_GOLDEN; in gfx_v8_0_gpu_early_init() 1751 gb_addr_config = TONGA_GB_ADDR_CONFIG_GOLDEN; in gfx_v8_0_gpu_early_init() 1766 gb_addr_config = POLARIS11_GB_ADDR_CONFIG_GOLDEN; in gfx_v8_0_gpu_early_init() 1781 gb_addr_config = TONGA_GB_ADDR_CONFIG_GOLDEN; in gfx_v8_0_gpu_early_init() 1798 gb_addr_config = TONGA_GB_ADDR_CONFIG_GOLDEN; in gfx_v8_0_gpu_early_init() 1815 gb_addr_config = CARRIZO_GB_ADDR_CONFIG_GOLDEN; in gfx_v8_0_gpu_early_init() 1832 gb_addr_config = CARRIZO_GB_ADDR_CONFIG_GOLDEN; in gfx_v8_0_gpu_early_init() 1849 gb_addr_config = TONGA_GB_ADDR_CONFIG_GOLDEN; in gfx_v8_0_gpu_early_init() 1900 gb_addr_config = REG_SET_FIELD(gb_addr_config, GB_ADDR_CONFIG, ROW_SIZE, 0); in gfx_v8_0_gpu_early_init() [all …]
|
| D | vcn_v2_5.c | 648 adev->gfx.config.gb_addr_config); in jpeg_v2_5_start() 650 adev->gfx.config.gb_addr_config); in jpeg_v2_5_start() 788 adev->gfx.config.gb_addr_config); in vcn_v2_5_start() 790 adev->gfx.config.gb_addr_config); in vcn_v2_5_start()
|
| D | amdgpu_amdkfd_gfx_v7.c | 156 config->gb_addr_config = adev->gfx.config.gb_addr_config; in get_tile_config()
|
| D | amdgpu_amdkfd_gfx_v8.c | 111 config->gb_addr_config = adev->gfx.config.gb_addr_config; in get_tile_config()
|
| D | amdgpu_amdkfd_gfx_v9.c | 71 config->gb_addr_config = adev->gfx.config.gb_addr_config; in kgd_gfx_v9_get_tile_config()
|
| D | uvd_v6_0.c | 606 WREG32(mmUVD_UDEC_ADDR_CONFIG, adev->gfx.config.gb_addr_config); in uvd_v6_0_mc_resume() 607 WREG32(mmUVD_UDEC_DB_ADDR_CONFIG, adev->gfx.config.gb_addr_config); in uvd_v6_0_mc_resume() 608 WREG32(mmUVD_UDEC_DBW_ADDR_CONFIG, adev->gfx.config.gb_addr_config); in uvd_v6_0_mc_resume()
|
| D | amdgpu_amdkfd_gfx_v10.c | 118 config->gb_addr_config = adev->gfx.config.gb_addr_config; in amdgpu_amdkfd_get_tile_config()
|
| D | uvd_v7_0.c | 698 adev->gfx.config.gb_addr_config); in uvd_v7_0_mc_resume() 700 adev->gfx.config.gb_addr_config); in uvd_v7_0_mc_resume() 702 adev->gfx.config.gb_addr_config); in uvd_v7_0_mc_resume()
|
| D | gfx_v10_0.c | 1196 u32 gb_addr_config; in gfx_v10_0_gpu_early_init() local 1209 gb_addr_config = RREG32_SOC15(GC, 0, mmGB_ADDR_CONFIG); in gfx_v10_0_gpu_early_init() 1216 adev->gfx.config.gb_addr_config = gb_addr_config; in gfx_v10_0_gpu_early_init() 1219 REG_GET_FIELD(adev->gfx.config.gb_addr_config, in gfx_v10_0_gpu_early_init() 1226 REG_GET_FIELD(adev->gfx.config.gb_addr_config, in gfx_v10_0_gpu_early_init() 1229 REG_GET_FIELD(adev->gfx.config.gb_addr_config, in gfx_v10_0_gpu_early_init() 1232 REG_GET_FIELD(adev->gfx.config.gb_addr_config, in gfx_v10_0_gpu_early_init() 1235 REG_GET_FIELD(adev->gfx.config.gb_addr_config, in gfx_v10_0_gpu_early_init()
|
| D | vcn_v2_0.c | 404 WREG32_SOC15(UVD, 0, mmUVD_GFX10_ADDR_CONFIG, adev->gfx.config.gb_addr_config); in vcn_v2_0_mc_resume() 405 WREG32_SOC15(UVD, 0, mmJPEG_DEC_GFX10_ADDR_CONFIG, adev->gfx.config.gb_addr_config); in vcn_v2_0_mc_resume() 498 UVD, 0, mmUVD_GFX10_ADDR_CONFIG), adev->gfx.config.gb_addr_config, 0, indirect); in vcn_v2_0_mc_resume_dpg_mode()
|
| D | nv.c | 209 return adev->gfx.config.gb_addr_config; in nv_get_register_value()
|
| /Linux-v5.4/drivers/gpu/drm/radeon/ |
| D | ni.c | 893 u32 gb_addr_config = 0; in cayman_gpu_init() local 926 gb_addr_config = CAYMAN_GB_ADDR_CONFIG_GOLDEN; in cayman_gpu_init() 1000 gb_addr_config = ARUBA_GB_ADDR_CONFIG_GOLDEN; in cayman_gpu_init() 1031 tmp = (gb_addr_config & NUM_PIPES_MASK) >> NUM_PIPES_SHIFT; in cayman_gpu_init() 1033 tmp = (gb_addr_config & PIPE_INTERLEAVE_SIZE_MASK) >> PIPE_INTERLEAVE_SIZE_SHIFT; in cayman_gpu_init() 1035 tmp = (gb_addr_config & NUM_SHADER_ENGINES_MASK) >> NUM_SHADER_ENGINES_SHIFT; in cayman_gpu_init() 1037 tmp = (gb_addr_config & NUM_GPUS_MASK) >> NUM_GPUS_SHIFT; in cayman_gpu_init() 1039 tmp = (gb_addr_config & MULTI_GPU_TILE_SIZE_MASK) >> MULTI_GPU_TILE_SIZE_SHIFT; in cayman_gpu_init() 1041 tmp = (gb_addr_config & ROW_SIZE_MASK) >> ROW_SIZE_SHIFT; in cayman_gpu_init() 1087 ((gb_addr_config & PIPE_INTERLEAVE_SIZE_MASK) >> PIPE_INTERLEAVE_SIZE_SHIFT) << 8; in cayman_gpu_init() [all …]
|
| D | evergreen.c | 3135 u32 gb_addr_config; in evergreen_gpu_init() local 3176 gb_addr_config = CYPRESS_GB_ADDR_CONFIG_GOLDEN; in evergreen_gpu_init() 3198 gb_addr_config = JUNIPER_GB_ADDR_CONFIG_GOLDEN; in evergreen_gpu_init() 3220 gb_addr_config = REDWOOD_GB_ADDR_CONFIG_GOLDEN; in evergreen_gpu_init() 3243 gb_addr_config = CEDAR_GB_ADDR_CONFIG_GOLDEN; in evergreen_gpu_init() 3265 gb_addr_config = CEDAR_GB_ADDR_CONFIG_GOLDEN; in evergreen_gpu_init() 3293 gb_addr_config = SUMO_GB_ADDR_CONFIG_GOLDEN; in evergreen_gpu_init() 3315 gb_addr_config = SUMO2_GB_ADDR_CONFIG_GOLDEN; in evergreen_gpu_init() 3337 gb_addr_config = BARTS_GB_ADDR_CONFIG_GOLDEN; in evergreen_gpu_init() 3359 gb_addr_config = TURKS_GB_ADDR_CONFIG_GOLDEN; in evergreen_gpu_init() [all …]
|
| D | si.c | 3095 u32 gb_addr_config = 0; in si_gpu_init() local 3118 gb_addr_config = TAHITI_GB_ADDR_CONFIG_GOLDEN; in si_gpu_init() 3135 gb_addr_config = TAHITI_GB_ADDR_CONFIG_GOLDEN; in si_gpu_init() 3153 gb_addr_config = VERDE_GB_ADDR_CONFIG_GOLDEN; in si_gpu_init() 3170 gb_addr_config = VERDE_GB_ADDR_CONFIG_GOLDEN; in si_gpu_init() 3187 gb_addr_config = HAINAN_GB_ADDR_CONFIG_GOLDEN; in si_gpu_init() 3223 gb_addr_config &= ~ROW_SIZE_MASK; in si_gpu_init() 3227 gb_addr_config |= ROW_SIZE(0); in si_gpu_init() 3230 gb_addr_config |= ROW_SIZE(1); in si_gpu_init() 3233 gb_addr_config |= ROW_SIZE(2); in si_gpu_init() [all …]
|
| D | cik.c | 3184 u32 gb_addr_config = RREG32(GB_ADDR_CONFIG); in cik_gpu_init() local 3206 gb_addr_config = BONAIRE_GB_ADDR_CONFIG_GOLDEN; in cik_gpu_init() 3223 gb_addr_config = HAWAII_GB_ADDR_CONFIG_GOLDEN; in cik_gpu_init() 3240 gb_addr_config = BONAIRE_GB_ADDR_CONFIG_GOLDEN; in cik_gpu_init() 3259 gb_addr_config = BONAIRE_GB_ADDR_CONFIG_GOLDEN; in cik_gpu_init() 3293 gb_addr_config &= ~ROW_SIZE_MASK; in cik_gpu_init() 3297 gb_addr_config |= ROW_SIZE(0); in cik_gpu_init() 3300 gb_addr_config |= ROW_SIZE(1); in cik_gpu_init() 3303 gb_addr_config |= ROW_SIZE(2); in cik_gpu_init() 3334 ((gb_addr_config & PIPE_INTERLEAVE_SIZE_MASK) >> PIPE_INTERLEAVE_SIZE_SHIFT) << 8; in cik_gpu_init() [all …]
|
| /Linux-v5.4/drivers/gpu/drm/amd/include/ |
| D | kgd_kfd_interface.h | 162 uint32_t gb_addr_config; member
|
| /Linux-v5.4/include/uapi/linux/ |
| D | kfd_ioctl.h | 317 __u32 gb_addr_config; /* from KFD */ member
|
| /Linux-v5.4/drivers/gpu/drm/amd/amdkfd/ |
| D | kfd_chardev.c | 1156 args->gb_addr_config = config.gb_addr_config; in kfd_ioctl_get_tile_config()
|