Searched refs:div_base (Results 1 – 6 of 6) sorted by relevance
| /Linux-v5.4/drivers/clk/bcm/ |
| D | clk-iproc-asiu.c | 37 void __iomem *div_base; member
92 val = readl(asiu->div_base + clk->div.offset); in iproc_asiu_clk_recalc_rate()
142 val = readl(asiu->div_base + clk->div.offset); in iproc_asiu_clk_set_rate()
144 writel(val, asiu->div_base + clk->div.offset); in iproc_asiu_clk_set_rate()
156 val = readl(asiu->div_base + clk->div.offset); in iproc_asiu_clk_set_rate()
172 writel(val, asiu->div_base + clk->div.offset); in iproc_asiu_clk_set_rate()
210 asiu->div_base = of_iomap(node, 0); in iproc_asiu_setup()
211 if (WARN_ON(!asiu->div_base)) in iproc_asiu_setup()
261 iounmap(asiu->div_base); in iproc_asiu_setup()
|
| /Linux-v5.4/drivers/pwm/ |
| D | pwm-samsung.c | 128 bits = (fls(divisor) - 1) - pwm->variant.div_base; in pwm_samsung_set_divisor()
198 for (div = variant->div_base; div < 4; ++div) in pwm_samsung_calc_tin()
206 div = variant->div_base; in pwm_samsung_calc_tin()
440 .div_base = 1,
447 .div_base = 0,
454 .div_base = 0,
461 .div_base = 0,
|
| /Linux-v5.4/drivers/clocksource/ |
| D | samsung_pwm_timer.c | 108 bits = (fls(divisor) - 1) - pwm.variant.div_base; in samsung_timer_set_divisor()
457 .div_base = 1,
470 .div_base = 0,
483 .div_base = 0,
496 .div_base = 0,
|
| /Linux-v5.4/include/clocksource/ |
| D | samsung_pwm.h | 23 u8 div_base; member
|
| /Linux-v5.4/arch/arm/mach-s3c64xx/ |
| D | common.c | 168 .div_base = 0,
|
| /Linux-v5.4/arch/arm/mach-s3c24xx/ |
| D | common.c | 199 .div_base = 1,
|
