Home
last modified time | relevance | path

Searched refs:dispclk_khz (Results 1 – 21 of 21) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/
Drv1_clk_mgr.c44 bool request_dpp_div = new_clocks->dispclk_khz > new_clocks->dppclk_khz; in rv1_determine_dppclk_threshold()
45 bool dispclk_increase = new_clocks->dispclk_khz > clk_mgr->base.clks.dispclk_khz; in rv1_determine_dppclk_threshold()
47 bool cur_dpp_div = clk_mgr->base.clks.dispclk_khz > clk_mgr->base.clks.dppclk_khz; in rv1_determine_dppclk_threshold()
53 return new_clocks->dispclk_khz; in rv1_determine_dppclk_threshold()
58 if (new_clocks->dispclk_khz <= disp_clk_threshold) in rv1_determine_dppclk_threshold()
59 return new_clocks->dispclk_khz; in rv1_determine_dppclk_threshold()
63 return new_clocks->dispclk_khz; in rv1_determine_dppclk_threshold()
72 return new_clocks->dispclk_khz; in rv1_determine_dppclk_threshold()
77 if (clk_mgr->base.clks.dispclk_khz <= disp_clk_threshold) in rv1_determine_dppclk_threshold()
78 return new_clocks->dispclk_khz; in rv1_determine_dppclk_threshold()
[all …]
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/
Ddcn20_clk_mgr.c148 bool going_up = clk_mgr->base.clks.dispclk_khz < khz; in request_voltage_and_program_disp_clk()
153 clk_mgr->base.clks.dispclk_khz = khz; in request_voltage_and_program_disp_clk()
156 …pp_smu->set_voltage_by_freq(&pp_smu->pp_smu, PP_SMU_NV_DISPCLK, clk_mgr_base->clks.dispclk_khz / 1… in request_voltage_and_program_disp_clk()
161 …pp_smu->set_voltage_by_freq(&pp_smu->pp_smu, PP_SMU_NV_DISPCLK, clk_mgr_base->clks.dispclk_khz / 1… in request_voltage_and_program_disp_clk()
204 if (clk_mgr_base->clks.dispclk_khz == 0 || in dcn2_update_clocks()
269 if (should_set_clock(safe_to_lower, new_clocks->dispclk_khz, clk_mgr_base->clks.dispclk_khz)) in dcn2_update_clocks()
270 request_voltage_and_program_disp_clk(clk_mgr_base, new_clocks->dispclk_khz); in dcn2_update_clocks()
315 clk_mgr_base->clks.dispclk_khz / 1000 / 7); in dcn2_update_clocks()
356 if (should_set_clock(safe_to_lower, new_clocks->dispclk_khz, clk_mgr->clks.dispclk_khz)) { in dcn2_update_clocks_fpga()
357 clk_mgr->clks.dispclk_khz = new_clocks->dispclk_khz; in dcn2_update_clocks_fpga()
[all …]
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce/
Ddce_clk_mgr.c227 if (context->bw_ctx.bw.dce.dispclk_khz > in dce_get_required_clocks_state()
237 < context->bw_ctx.bw.dce.dispclk_khz) in dce_get_required_clocks_state()
650 pp_display_cfg->disp_clk_khz = dc->res_pool->clk_mgr->clks.dispclk_khz; in dce11_pplib_apply_display_requirements()
674 int patched_disp_clk = context->bw_ctx.bw.dce.dispclk_khz; in dce_update_clocks()
688 if (should_set_clock(safe_to_lower, patched_disp_clk, clk_mgr->clks.dispclk_khz)) { in dce_update_clocks()
690 clk_mgr->clks.dispclk_khz = patched_disp_clk; in dce_update_clocks()
701 int patched_disp_clk = context->bw_ctx.bw.dce.dispclk_khz; in dce11_update_clocks()
715 if (should_set_clock(safe_to_lower, patched_disp_clk, clk_mgr->clks.dispclk_khz)) { in dce11_update_clocks()
716 context->bw_ctx.bw.dce.dispclk_khz = dce_set_clock(clk_mgr, patched_disp_clk); in dce11_update_clocks()
717 clk_mgr->clks.dispclk_khz = patched_disp_clk; in dce11_update_clocks()
[all …]
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/clk_mgr/dce120/
Ddce120_clk_mgr.c91 int patched_disp_clk = context->bw_ctx.bw.dce.dispclk_khz; in dce12_update_clocks()
97 if (should_set_clock(safe_to_lower, patched_disp_clk, clk_mgr_base->clks.dispclk_khz)) { in dce12_update_clocks()
107 clk_mgr_base->clks.dispclk_khz = dce112_set_clock(clk_mgr_base, patched_disp_clk); in dce12_update_clocks()
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/clk_mgr/dce110/
Ddce110_clk_mgr.c230 pp_display_cfg->disp_clk_khz = dc->clk_mgr->clks.dispclk_khz; in dce11_pplib_apply_display_requirements()
254 int patched_disp_clk = context->bw_ctx.bw.dce.dispclk_khz; in dce11_update_clocks()
268 if (should_set_clock(safe_to_lower, patched_disp_clk, clk_mgr_base->clks.dispclk_khz)) { in dce11_update_clocks()
269 context->bw_ctx.bw.dce.dispclk_khz = dce_set_clock(clk_mgr_base, patched_disp_clk); in dce11_update_clocks()
270 clk_mgr_base->clks.dispclk_khz = patched_disp_clk; in dce11_update_clocks()
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/
Ddce_clk_mgr.c208 if (context->bw_ctx.bw.dce.dispclk_khz > in dce_get_required_clocks_state()
218 < context->bw_ctx.bw.dce.dispclk_khz) in dce_get_required_clocks_state()
401 int patched_disp_clk = context->bw_ctx.bw.dce.dispclk_khz; in dce_update_clocks()
415 if (should_set_clock(safe_to_lower, patched_disp_clk, clk_mgr_base->clks.dispclk_khz)) { in dce_update_clocks()
417 clk_mgr_base->clks.dispclk_khz = patched_disp_clk; in dce_update_clocks()
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/
Ddce112_clk_mgr.c199 int patched_disp_clk = context->bw_ctx.bw.dce.dispclk_khz; in dce112_update_clocks()
213 if (should_set_clock(safe_to_lower, patched_disp_clk, clk_mgr_base->clks.dispclk_khz)) { in dce112_update_clocks()
215 clk_mgr_base->clks.dispclk_khz = patched_disp_clk; in dce112_update_clocks()
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/
Drn_clk_mgr.c101 if (should_set_clock(safe_to_lower, new_clocks->dispclk_khz, clk_mgr_base->clks.dispclk_khz)) { in rn_update_clocks()
102 clk_mgr_base->clks.dispclk_khz = new_clocks->dispclk_khz; in rn_update_clocks()
103 rn_vbios_smu_set_dispclk(clk_mgr, clk_mgr_base->clks.dispclk_khz); in rn_update_clocks()
124 clk_mgr_base->clks.dispclk_khz / 1000 / 7); in rn_update_clocks()
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/core/
Ddc_debug.c354 context->bw_ctx.bw.dcn.clk.dispclk_khz, in context_clock_trace()
362 context->bw_ctx.bw.dcn.clk.dispclk_khz, in context_clock_trace()
Ddc.c2480 info->displayClock = (unsigned int)state->bw_ctx.bw.dcn.clk.dispclk_khz; in get_clock_requirements_for_state()
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/inc/
Dcore_types.h343 int dispclk_khz; member
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/calcs/
Ddcn_calcs.c1137 context->bw_ctx.bw.dcn.clk.dispclk_khz = (int)(v->dispclk * 1000); in dcn_validate_bandwidth()
1139 context->bw_ctx.bw.dcn.clk.dispclk_khz = (int)(dc->dcn_soc->max_dispclk_vmax0p9 * 1000); in dcn_validate_bandwidth()
1141 if (context->bw_ctx.bw.dcn.clk.dispclk_khz < in dcn_validate_bandwidth()
1143 context->bw_ctx.bw.dcn.clk.dispclk_khz = in dcn_validate_bandwidth()
1147 context->bw_ctx.bw.dcn.clk.dppclk_khz = context->bw_ctx.bw.dcn.clk.dispclk_khz / in dcn_validate_bandwidth()
1388 dc, DM_PP_CLOCK_TYPE_DISPLAY_CLK, clocks->dispclk_khz); in dcn_find_dcfclk_suits_all()
Ddce_calcs.c2748 if (calcs_output->dispclk_khz > int_max_clk) in is_display_configuration_supported()
3065 calcs_output->dispclk_khz = in bw_calcs()
3590 calcs_output->dispclk_khz = 0; in bw_calcs()
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce100/
Ddce100_resource.c780 context->bw_ctx.bw.dce.dispclk_khz = 681000; in dce100_validate_bandwidth()
783 context->bw_ctx.bw.dce.dispclk_khz = 0; in dce100_validate_bandwidth()
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce80/
Ddce80_resource.c814 context->bw_ctx.bw.dce.dispclk_khz = 681000; in dce80_validate_bandwidth()
817 context->bw_ctx.bw.dce.dispclk_khz = 0; in dce80_validate_bandwidth()
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_hw_sequencer.c413 dc->current_state->bw_ctx.bw.dcn.clk.dispclk_khz, in dcn10_log_hw_state()
2296 dc->clk_mgr->clks.dispclk_khz / 2; in update_dchubp_dpp()
2311 dc->clk_mgr->clks.dispclk_khz / 2 : in update_dchubp_dpp()
2312 dc->clk_mgr->clks.dispclk_khz; in update_dchubp_dpp()
3285 current_clocks->dispclk_khz = clk_khz; in dcn10_set_clock()
Ddcn10_hw_sequencer_debug.c477 dc->current_state->bw_ctx.bw.dcn.clk.dispclk_khz, in dcn10_get_clock_states()
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/
Ddc.h254 int dispclk_khz; member
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce110/
Ddce110_resource.c955 context->bw_ctx.bw.dce.dispclk_khz, in dce110_validate_bandwidth()
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce112/
Ddce112_resource.c875 context->bw_ctx.bw.dce.dispclk_khz, in dce112_validate_bandwidth()
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_resource.c2627 context->bw_ctx.bw.dcn.clk.dispclk_khz = context->bw_ctx.dml.vba.DISPCLK * 1000; in dcn20_calculate_dlg_params()
2692 context->bw_ctx.bw.dcn.clk.bw_dispclk_khz = context->bw_ctx.bw.dcn.clk.dispclk_khz; in dcn20_calculate_dlg_params()