Home
last modified time | relevance | path

Searched refs:dclk_table (Results 1 – 13 of 13) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/powerplay/
Darcturus_ppt.h65 struct arcturus_single_dpm_table dclk_table; member
Dvega20_ppt.h115 struct vega20_single_dpm_table dclk_table; member
Dnavi10_ppt.c603 dpm_context->dpm_tables.dclk_table.min = driver_ppt->FreqTableDclk[0]; in navi10_set_default_dpm_table()
604 dpm_context->dpm_tables.dclk_table.max = driver_ppt->FreqTableDclk[NUM_DCLK_DPM_LEVELS - 1]; in navi10_set_default_dpm_table()
Dvega20_ppt.c800 single_dpm_table = &(dpm_table->dclk_table); in vega20_set_default_dpm_table()
2195 dpm_table = &(dpm_ctx->dclk_table); in vega20_apply_clocks_adjust_rules()
/Linux-v5.4/drivers/gpu/drm/amd/powerplay/inc/
Dsmu_v11_0.h97 struct smu_11_0_dpm_table dclk_table; member
/Linux-v5.4/drivers/gpu/drm/ast/
Dast_tables.h82 static const struct ast_vbios_dclk_info dclk_table[] = { variable
Dast_mode.c409 clk_info = &dclk_table[vbios_mode->enh_table->dclk_index]; in ast_set_dclk_reg()
/Linux-v5.4/drivers/gpu/drm/amd/powerplay/hwmgr/
Dvega10_hwmgr.h152 struct vega10_single_dpm_table dclk_table; member
Dvega12_hwmgr.h131 struct vega12_single_dpm_table dclk_table; member
Dvega20_hwmgr.h183 struct vega20_single_dpm_table dclk_table; member
Dvega12_hwmgr.c627 dpm_table = &(data->dpm_table.dclk_table); in vega12_setup_default_dpm_tables()
1078 min_freq = data->dpm_table.dclk_table.dpm_state.soft_min_level; in vega12_upload_dpm_min_level()
1156 max_freq = data->dpm_table.dclk_table.dpm_state.soft_max_level; in vega12_upload_dpm_max_level()
2272 dpm_table = &(data->dpm_table.dclk_table); in vega12_apply_clocks_adjust_rules()
Dvega20_hwmgr.c697 dpm_table = &(data->dpm_table.dclk_table); in vega20_setup_default_dpm_tables()
1830 min_freq = data->dpm_table.dclk_table.dpm_state.soft_min_level; in vega20_upload_dpm_min_level()
1925 max_freq = data->dpm_table.dclk_table.dpm_state.soft_max_level; in vega20_upload_dpm_max_level()
3747 dpm_table = &(data->dpm_table.dclk_table); in vega20_apply_clocks_adjust_rules()
Dvega10_hwmgr.c1380 data->dpm_table.dclk_table.count = 0; in vega10_setup_default_dpm_tables()
1395 dpm_table = &(data->dpm_table.dclk_table); in vega10_setup_default_dpm_tables()
2018 &(data->dpm_table.dclk_table); in vega10_populate_smc_uvd_levels()