Home
last modified time | relevance | path

Searched refs:d1vga_control (Results 1 – 9 of 9) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/radeon/
Dradeon_bios.c254 u32 d1vga_control; in ni_read_disabled_bios() local
261 d1vga_control = RREG32(AVIVO_D1VGA_CONTROL); in ni_read_disabled_bios()
271 (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | in ni_read_disabled_bios()
286 WREG32(AVIVO_D1VGA_CONTROL, d1vga_control); in ni_read_disabled_bios()
298 uint32_t d1vga_control; in r700_read_disabled_bios() local
308 d1vga_control = RREG32(AVIVO_D1VGA_CONTROL); in r700_read_disabled_bios()
319 (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | in r700_read_disabled_bios()
356 WREG32(AVIVO_D1VGA_CONTROL, d1vga_control); in r700_read_disabled_bios()
367 uint32_t d1vga_control; in r600_read_disabled_bios() local
381 d1vga_control = RREG32(AVIVO_D1VGA_CONTROL); in r600_read_disabled_bios()
[all …]
/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Dcik.c894 u32 d1vga_control = 0; in cik_read_disabled_bios() local
902 d1vga_control = RREG32(mmD1VGA_CONTROL); in cik_read_disabled_bios()
913 (d1vga_control & ~(D1VGA_CONTROL__D1VGA_MODE_ENABLE_MASK | in cik_read_disabled_bios()
928 WREG32(mmD1VGA_CONTROL, d1vga_control); in cik_read_disabled_bios()
Dsi.c1114 u32 d1vga_control = 0; in si_read_disabled_bios() local
1122 d1vga_control = RREG32(AVIVO_D1VGA_CONTROL); in si_read_disabled_bios()
1133 (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | in si_read_disabled_bios()
1148 WREG32(AVIVO_D1VGA_CONTROL, d1vga_control); in si_read_disabled_bios()
Dvi.c378 u32 d1vga_control = 0; in vi_read_disabled_bios() local
386 d1vga_control = RREG32(mmD1VGA_CONTROL); in vi_read_disabled_bios()
397 (d1vga_control & ~(D1VGA_CONTROL__D1VGA_MODE_ENABLE_MASK | in vi_read_disabled_bios()
412 WREG32(mmD1VGA_CONTROL, d1vga_control); in vi_read_disabled_bios()
Dgmc_v9_0.c1065 u32 d1vga_control; in gmc_v9_0_get_vbios_fb_size() local
1075 d1vga_control = RREG32_SOC15(DCE, 0, mmD1VGA_CONTROL); in gmc_v9_0_get_vbios_fb_size()
1076 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) { in gmc_v9_0_get_vbios_fb_size()
Dgmc_v10_0.c608 u32 d1vga_control = RREG32_SOC15(DCE, 0, mmD1VGA_CONTROL); in gmc_v10_0_get_vbios_fb_size() local
611 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) { in gmc_v10_0_get_vbios_fb_size()
Dgmc_v6_0.c822 u32 d1vga_control = RREG32(mmD1VGA_CONTROL); in gmc_v6_0_get_vbios_fb_size() local
825 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) { in gmc_v6_0_get_vbios_fb_size()
Dgmc_v7_0.c942 u32 d1vga_control = RREG32(mmD1VGA_CONTROL); in gmc_v7_0_get_vbios_fb_size() local
945 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) { in gmc_v7_0_get_vbios_fb_size()
Dgmc_v8_0.c1060 u32 d1vga_control = RREG32(mmD1VGA_CONTROL); in gmc_v8_0_get_vbios_fb_size() local
1063 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) { in gmc_v8_0_get_vbios_fb_size()