Home
last modified time | relevance | path

Searched refs:crtc_mask (Results 1 – 25 of 30) sorted by relevance

12

/Linux-v5.4/drivers/gpu/drm/msm/
Dmsm_atomic_trace.h12 TP_PROTO(bool async, unsigned crtc_mask),
13 TP_ARGS(async, crtc_mask),
16 __field(u32, crtc_mask)
20 __entry->crtc_mask = crtc_mask;
23 __entry->async, __entry->crtc_mask)
27 TP_PROTO(bool async, unsigned crtc_mask),
28 TP_ARGS(async, crtc_mask),
31 __field(u32, crtc_mask)
35 __entry->crtc_mask = crtc_mask;
38 __entry->async, __entry->crtc_mask)
[all …]
Dmsm_atomic.c32 unsigned crtc_mask = BIT(crtc_idx); in msm_atomic_async_commit() local
34 trace_msm_atomic_async_commit_start(crtc_mask); in msm_atomic_async_commit()
38 if (!(kms->pending_crtc_mask & crtc_mask)) { in msm_atomic_async_commit()
43 kms->pending_crtc_mask &= ~crtc_mask; in msm_atomic_async_commit()
50 trace_msm_atomic_flush_commit(crtc_mask); in msm_atomic_async_commit()
51 kms->funcs->flush_commit(kms, crtc_mask); in msm_atomic_async_commit()
57 trace_msm_atomic_wait_flush_start(crtc_mask); in msm_atomic_async_commit()
58 kms->funcs->wait_flush(kms, crtc_mask); in msm_atomic_async_commit()
59 trace_msm_atomic_wait_flush_finish(crtc_mask); in msm_atomic_async_commit()
62 kms->funcs->complete_commit(kms, crtc_mask); in msm_atomic_async_commit()
[all …]
Dmsm_kms.h81 void (*flush_commit)(struct msm_kms *kms, unsigned crtc_mask);
90 void (*wait_flush)(struct msm_kms *kms, unsigned crtc_mask);
97 void (*complete_commit)(struct msm_kms *kms, unsigned crtc_mask);
193 #define for_each_crtc_mask(dev, crtc, crtc_mask) \ argument
195 for_each_if (drm_crtc_mask(crtc) & (crtc_mask))
/Linux-v5.4/drivers/gpu/drm/gma500/
Dframebuffer.c577 int crtc_mask = 0, clone_mask = 0; in psb_setup_outputs() local
582 crtc_mask = (1 << 0); in psb_setup_outputs()
586 crtc_mask = dev_priv->ops->sdvo_mask; in psb_setup_outputs()
590 crtc_mask = dev_priv->ops->lvds_mask; in psb_setup_outputs()
594 crtc_mask = (1 << 0); in psb_setup_outputs()
598 crtc_mask = (1 << 2); in psb_setup_outputs()
602 crtc_mask = dev_priv->ops->hdmi_mask; in psb_setup_outputs()
606 crtc_mask = (1 << 0) | (1 << 1); in psb_setup_outputs()
610 crtc_mask = (1 << 1); in psb_setup_outputs()
613 encoder->possible_crtcs = crtc_mask; in psb_setup_outputs()
Dpsb_intel_drv.h114 int crtc_mask; member
/Linux-v5.4/drivers/gpu/drm/nouveau/nvkm/subdev/fb/
Dramnv40.c74 u32 crtc_mask = 0; in nv40_ram_prog() local
87 crtc_mask |= (1 << i); in nv40_ram_prog()
96 if (!(crtc_mask & (1 << i))) in nv40_ram_prog()
162 if (!(crtc_mask & (1 << i))) in nv40_ram_prog()
/Linux-v5.4/drivers/gpu/drm/imx/
Dimx-drm-core.c129 uint32_t crtc_mask = drm_of_find_possible_crtcs(drm, np); in imx_drm_encoder_parse_of() local
137 if (crtc_mask == 0) in imx_drm_encoder_parse_of()
140 encoder->possible_crtcs = crtc_mask; in imx_drm_encoder_parse_of()
/Linux-v5.4/drivers/gpu/drm/msm/disp/mdp4/
Dmdp4_kms.c122 static void mdp4_flush_commit(struct msm_kms *kms, unsigned crtc_mask) in mdp4_flush_commit() argument
127 static void mdp4_wait_flush(struct msm_kms *kms, unsigned crtc_mask) in mdp4_wait_flush() argument
132 for_each_crtc_mask(mdp4_kms->dev, crtc, crtc_mask) in mdp4_wait_flush()
136 static void mdp4_complete_commit(struct msm_kms *kms, unsigned crtc_mask) in mdp4_complete_commit() argument
142 for_each_crtc_mask(mdp4_kms->dev, crtc, crtc_mask) in mdp4_complete_commit()
/Linux-v5.4/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_kms.c308 static void dpu_kms_flush_commit(struct msm_kms *kms, unsigned crtc_mask) in dpu_kms_flush_commit() argument
313 for_each_crtc_mask(dpu_kms->dev, crtc, crtc_mask) { in dpu_kms_flush_commit()
345 static void dpu_kms_complete_commit(struct msm_kms *kms, unsigned crtc_mask) in dpu_kms_complete_commit() argument
352 for_each_crtc_mask(dpu_kms->dev, crtc, crtc_mask) in dpu_kms_complete_commit()
399 static void dpu_kms_wait_flush(struct msm_kms *kms, unsigned crtc_mask) in dpu_kms_wait_flush() argument
404 for_each_crtc_mask(dpu_kms->dev, crtc, crtc_mask) in dpu_kms_wait_flush()
/Linux-v5.4/drivers/gpu/drm/i915/display/
Dintel_dpll_mgr.c147 WARN_ON(!pll->state.crtc_mask); in intel_prepare_shared_dpll()
169 unsigned int crtc_mask = drm_crtc_mask(&crtc->base); in intel_enable_shared_dpll() local
178 if (WARN_ON(!(pll->state.crtc_mask & crtc_mask)) || in intel_enable_shared_dpll()
179 WARN_ON(pll->active_mask & crtc_mask)) in intel_enable_shared_dpll()
182 pll->active_mask |= crtc_mask; in intel_enable_shared_dpll()
214 unsigned int crtc_mask = drm_crtc_mask(&crtc->base); in intel_disable_shared_dpll() local
224 if (WARN_ON(!(pll->active_mask & crtc_mask))) in intel_disable_shared_dpll()
234 pll->active_mask &= ~crtc_mask; in intel_disable_shared_dpll()
264 if (shared_dpll[i].crtc_mask == 0) { in intel_find_shared_dpll()
276 shared_dpll[i].crtc_mask, in intel_find_shared_dpll()
[all …]
Dintel_dpll_mgr.h229 unsigned crtc_mask; member
Dintel_lvds.c903 intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2); in intel_lvds_init()
905 intel_encoder->crtc_mask = (1 << 0) | (1 << 1); in intel_lvds_init()
907 intel_encoder->crtc_mask = (1 << 1); in intel_lvds_init()
Dintel_display.h346 #define for_each_intel_crtc_mask(dev, intel_crtc, crtc_mask) \ argument
350 for_each_if((crtc_mask) & drm_crtc_mask(&intel_crtc->base))
Dintel_crt.c1004 crt->base.crtc_mask = (1 << 0); in intel_crt_init()
1006 crt->base.crtc_mask = (1 << 0) | (1 << 1) | (1 << 2); in intel_crt_init()
Dintel_dvo.c508 intel_encoder->crtc_mask = (1 << 0) | (1 << 1); in intel_dvo_init()
Dvlv_dsi.c1873 intel_encoder->crtc_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C); in vlv_dsi_init()
1875 intel_encoder->crtc_mask = BIT(PIPE_A); in vlv_dsi_init()
1877 intel_encoder->crtc_mask = BIT(PIPE_B); in vlv_dsi_init()
Dintel_dp_mst.c618 intel_encoder->crtc_mask = 0x7; in intel_dp_create_fake_mst_encoder()
Dintel_display.c13174 unsigned int crtc_mask; in verify_single_dpll_state() local
13194 I915_STATE_WARN(pll->active_mask & ~pll->state.crtc_mask, in verify_single_dpll_state()
13196 pll->active_mask, pll->state.crtc_mask); in verify_single_dpll_state()
13201 crtc_mask = drm_crtc_mask(&crtc->base); in verify_single_dpll_state()
13204 I915_STATE_WARN(!(pll->active_mask & crtc_mask), in verify_single_dpll_state()
13208 I915_STATE_WARN(pll->active_mask & crtc_mask, in verify_single_dpll_state()
13212 I915_STATE_WARN(!(pll->state.crtc_mask & crtc_mask), in verify_single_dpll_state()
13214 crtc_mask, pll->state.crtc_mask); in verify_single_dpll_state()
13234 unsigned int crtc_mask = drm_crtc_mask(&crtc->base); in verify_shared_dpll_state() local
13237 I915_STATE_WARN(pll->active_mask & crtc_mask, in verify_shared_dpll_state()
[all …]
Dintel_display_types.h190 int crtc_mask; member
Dintel_hdmi.c3219 intel_encoder->crtc_mask = 1 << 2; in intel_hdmi_init()
3221 intel_encoder->crtc_mask = (1 << 0) | (1 << 1); in intel_hdmi_init()
3223 intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2); in intel_hdmi_init()
Dicl_dsi.c1587 encoder->crtc_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C); in icl_dsi_init()
Dintel_tv.c1951 intel_encoder->crtc_mask = (1 << 0) | (1 << 1); in intel_tv_init()
/Linux-v5.4/drivers/gpu/drm/msm/disp/mdp5/
Dmdp5_kms.c172 static void mdp5_flush_commit(struct msm_kms *kms, unsigned crtc_mask) in mdp5_flush_commit() argument
177 static void mdp5_wait_flush(struct msm_kms *kms, unsigned crtc_mask) in mdp5_wait_flush() argument
182 for_each_crtc_mask(mdp5_kms->dev, crtc, crtc_mask) in mdp5_wait_flush()
186 static void mdp5_complete_commit(struct msm_kms *kms, unsigned crtc_mask) in mdp5_complete_commit() argument
/Linux-v5.4/drivers/gpu/drm/hisilicon/kirin/
Ddw_drm_dsi.c707 u32 crtc_mask = drm_of_find_possible_crtcs(drm_dev, dev->of_node); in dw_drm_encoder_init() local
709 if (!crtc_mask) { in dw_drm_encoder_init()
714 encoder->possible_crtcs = crtc_mask; in dw_drm_encoder_init()
/Linux-v5.4/drivers/gpu/drm/
Ddrm_atomic_helper.c1437 unsigned crtc_mask = 0; in drm_atomic_helper_wait_for_vblanks() local
1454 crtc_mask |= drm_crtc_mask(crtc); in drm_atomic_helper_wait_for_vblanks()
1459 if (!(crtc_mask & drm_crtc_mask(crtc))) in drm_atomic_helper_wait_for_vblanks()

12