Home
last modified time | relevance | path

Searched refs:cgs_write_ind_register (Results 1 – 14 of 14) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/include/
Dcgs_common.h135 …cgs_write_ind_register(device, space, ix##reg, (cgs_read_ind_register(device, space, ix##reg) & ~C…
172 #define cgs_write_ind_register(dev,space,index,value) \ macro
/Linux-v5.4/drivers/gpu/drm/amd/powerplay/hwmgr/
Dvega10_powertune.c811 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__DIDT, config_regs->offset, data); in vega10_program_didt_config_registers()
817 cgs_write_ind_register(hwmgr->device, CGS_IND_REG_GC_CAC, config_regs->offset, data); in vega10_program_didt_config_registers()
823 cgs_write_ind_register(hwmgr->device, CGS_IND_REG_SE_CAC, config_regs->offset, data); in vega10_program_didt_config_registers()
894 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__DIDT, ixDIDT_SQ_EDC_CTRL, data); in vega10_didt_set_mask()
901 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__DIDT, ixDIDT_DB_EDC_CTRL, data); in vega10_didt_set_mask()
908 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__DIDT, ixDIDT_TD_EDC_CTRL, data); in vega10_didt_set_mask()
915 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__DIDT, ixDIDT_TCP_EDC_CTRL, data); in vega10_didt_set_mask()
922 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__DIDT, ixDIDT_DBR_EDC_CTRL, data); in vega10_didt_set_mask()
Dsmu7_hwmgr.c397 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in smu7_enable_display_gap()
421 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in smu7_program_voting_clients()
438 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in smu7_clear_voting_clients()
1059 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in smu7_disable_sclk_vce_handshake()
1076 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in smu7_disable_handshake_uvd()
1112 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, 0xc0400d30, 0x5); in smu7_enable_sclk_mclk_dpm()
1113 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, 0xc0400d3c, 0x5); in smu7_enable_sclk_mclk_dpm()
1114 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, 0xc0400d80, 0x100005); in smu7_enable_sclk_mclk_dpm()
1116 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, 0xc0400d30, 0x400005); in smu7_enable_sclk_mclk_dpm()
1117 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, 0xc0400d3c, 0x400005); in smu7_enable_sclk_mclk_dpm()
[all …]
Dsmu_helper.h154 cgs_write_ind_register(device, port, ix##reg, \
159 cgs_write_ind_register(device, port, ix##reg, \
Dsmu7_powertune.c932 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, config_regs->offset, data); in smu7_program_pt_config_registers()
936 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__DIDT, config_regs->offset, data); in smu7_program_pt_config_registers()
940 cgs_write_ind_register(hwmgr->device, CGS_IND_REG_GC_CAC, config_regs->offset, data); in smu7_program_pt_config_registers()
Dsmu8_hwmgr.c937 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in smu8_program_voting_clients()
944 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in smu8_clear_voting_clients()
/Linux-v5.4/drivers/gpu/drm/amd/powerplay/smumgr/
Dfiji_smumgr.c115 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in fiji_start_smu_in_protection_mode()
134 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in fiji_start_smu_in_protection_mode()
171 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in fiji_start_smu_in_non_protection_mode()
1775 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in fiji_populate_clock_stretcher_data_table()
1818 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixPWR_CKS_CNTL, value); in fiji_populate_clock_stretcher_data_table()
1956 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in fiji_init_smc_table()
2387 cgs_write_ind_register(hwmgr->device, in fiji_update_uvd_smc_table()
2422 cgs_write_ind_register(hwmgr->device, in fiji_update_vce_smc_table()
2586 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp)); in fiji_update_dpm_settings()
2601 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp)); in fiji_update_dpm_settings()
[all …]
Dpolaris10_smumgr.c215 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixSMU_STATUS, 0); in polaris10_start_smu_in_protection_mode()
240 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixFIRMWARE_FLAGS, 0); in polaris10_start_smu_in_protection_mode()
263 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in polaris10_start_smu_in_non_protection_mode()
1590 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixPWR_CKS_CNTL, value); in polaris10_populate_clock_stretcher_data_table()
1629 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, smu_data->smu7_data.soft_regs_start + in polaris10_populate_vr_config()
1854 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in polaris10_init_smc_table()
2196 cgs_write_ind_register(hwmgr->device, in polaris10_update_uvd_smc_table()
2231 cgs_write_ind_register(hwmgr->device, in polaris10_update_vce_smc_table()
2499 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp)); in polaris10_update_dpm_settings()
2514 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp)); in polaris10_update_dpm_settings()
[all …]
Dvegam_smumgr.c116 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixSMU_STATUS, 0); in vegam_start_smu_in_protection_mode()
141 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixFIRMWARE_FLAGS, 0); in vegam_start_smu_in_protection_mode()
164 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in vegam_start_smu_in_non_protection_mode()
350 cgs_write_ind_register(hwmgr->device, in vegam_update_uvd_smc_table()
385 cgs_write_ind_register(hwmgr->device, in vegam_update_vce_smc_table()
1549 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixPWR_CKS_CNTL, value); in vegam_populate_clock_stretcher_data_table()
1710 cgs_write_ind_register(hwmgr->device, in vegam_populate_vr_config()
1724 cgs_write_ind_register(hwmgr->device, in vegam_populate_vr_config()
1962 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in vegam_init_smc_table()
Dtonga_smumgr.c110 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in tonga_start_in_protection_mode()
126 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in tonga_start_in_protection_mode()
164 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in tonga_start_in_non_protection_mode()
1698 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in tonga_populate_clock_stretcher_data_table()
1740 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in tonga_populate_clock_stretcher_data_table()
2264 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in tonga_init_smc_table()
2695 cgs_write_ind_register(hwmgr->device, in tonga_update_uvd_smc_table()
2729 cgs_write_ind_register(hwmgr->device, in tonga_update_vce_smc_table()
3182 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp)); in tonga_update_dpm_settings()
3197 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp)); in tonga_update_dpm_settings()
[all …]
Dci_smumgr.c1972 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in ci_init_smc_table()
2794 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp)); in ci_update_dpm_settings()
2809 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp)); in ci_update_dpm_settings()
2829 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp)); in ci_update_dpm_settings()
2844 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, offset, PP_HOST_TO_SMC_UL(tmp)); in ci_update_dpm_settings()
Dsmu7_smumgr.c349 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in smu7_request_smu_load_fw()
Diceland_smumgr.c213 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in iceland_smu_upload_firmware_image()
1962 cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC, in iceland_init_smc_table()
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/
Ddm_services.h100 cgs_write_ind_register(ctx->cgs_device, addr_space, index, value); in dm_write_index_reg()