Searched refs:cg_sel (Results 1 – 3 of 3) sorted by relevance
/Linux-v5.4/drivers/clk/ux500/ |
D | clk-prcmu.c | 20 u8 cg_sel; member 33 ret = prcmu_request_clock(clk->cg_sel, true); in clk_prcmu_prepare() 43 if (prcmu_request_clock(clk->cg_sel, false)) in clk_prcmu_unprepare() 79 return prcmu_clock_rate(clk->cg_sel); in clk_prcmu_recalc_rate() 86 return prcmu_round_clock_rate(clk->cg_sel, rate); in clk_prcmu_round_rate() 93 return prcmu_set_clock_rate(clk->cg_sel, rate); in clk_prcmu_set_rate() 113 err = prcmu_request_clock(clk->cg_sel, true); in clk_prcmu_opp_prepare() 129 if (prcmu_request_clock(clk->cg_sel, false)) { in clk_prcmu_opp_unprepare() 159 err = prcmu_request_clock(clk->cg_sel, true); in clk_prcmu_opp_volt_prepare() 174 if (prcmu_request_clock(clk->cg_sel, false)) { in clk_prcmu_opp_volt_unprepare() [all …]
|
D | clk-prcc.c | 29 u32 cg_sel; member 39 writel(clk->cg_sel, (clk->base + PRCC_PCKEN)); in clk_prcc_pclk_enable() 40 while (!(readl(clk->base + PRCC_PCKSR) & clk->cg_sel)) in clk_prcc_pclk_enable() 51 writel(clk->cg_sel, (clk->base + PRCC_PCKDIS)); in clk_prcc_pclk_disable() 59 writel(clk->cg_sel, (clk->base + PRCC_KCKEN)); in clk_prcc_kclk_enable() 60 while (!(readl(clk->base + PRCC_KCKSR) & clk->cg_sel)) in clk_prcc_kclk_enable() 71 writel(clk->cg_sel, (clk->base + PRCC_KCKDIS)); in clk_prcc_kclk_disable() 96 u32 cg_sel, in clk_reg_prcc() argument 117 clk->cg_sel = cg_sel; in clk_reg_prcc() 144 u32 cg_sel, in clk_reg_prcc_pclk() argument [all …]
|
D | clk.h | 20 u32 cg_sel, 26 u32 cg_sel, 31 u8 cg_sel, 37 u8 cg_sel, 42 u8 cg_sel, 48 u8 cg_sel, 53 u8 cg_sel, 58 u8 cg_sel,
|