| /Linux-v5.4/drivers/net/wireless/broadcom/brcm80211/brcmutil/ |
| D | d11.c | 28 static u16 d11n_bw(enum brcmu_chan_bw bw) in d11n_bw() argument
30 switch (bw) { in d11n_bw()
43 if (ch->bw == BRCMU_CHAN_BW_20) in brcmu_d11n_encchspec()
52 0, d11n_bw(ch->bw)); in brcmu_d11n_encchspec()
60 static u16 d11ac_bw(enum brcmu_chan_bw bw) in d11ac_bw() argument
62 switch (bw) { in d11ac_bw()
79 if (ch->bw == BRCMU_CHAN_BW_20 || ch->sb == BRCMU_CHAN_SB_NONE) in brcmu_d11ac_encchspec()
87 0, d11ac_bw(ch->bw)); in brcmu_d11ac_encchspec()
105 ch->bw = BRCMU_CHAN_BW_20; in brcmu_d11n_decchspec()
109 ch->bw = BRCMU_CHAN_BW_40; in brcmu_d11n_decchspec()
[all …]
|
| /Linux-v5.4/net/ipv4/ |
| D | tcp_bbr.c | 91 struct minmax bw; /* Max recent delivery rate in pkts/uS << 24 */ member
217 return minmax_get(&bbr->bw); in bbr_max_bw()
254 static unsigned long bbr_bw_to_pacing_rate(struct sock *sk, u32 bw, int gain) in bbr_bw_to_pacing_rate() argument
256 u64 rate = bw; in bbr_bw_to_pacing_rate()
268 u64 bw; in bbr_init_pacing_rate_from_rtt() local
277 bw = (u64)tp->snd_cwnd * BW_UNIT; in bbr_init_pacing_rate_from_rtt()
278 do_div(bw, rtt_us); in bbr_init_pacing_rate_from_rtt()
279 sk->sk_pacing_rate = bbr_bw_to_pacing_rate(sk, bw, bbr_high_gain); in bbr_init_pacing_rate_from_rtt()
283 static void bbr_set_pacing_rate(struct sock *sk, u32 bw, int gain) in bbr_set_pacing_rate() argument
287 unsigned long rate = bbr_bw_to_pacing_rate(sk, bw, gain); in bbr_set_pacing_rate()
[all …]
|
| D | tcp_yeah.c | 134 u64 bw; in tcp_yeah_cong_avoid() local
152 bw = tp->snd_cwnd; in tcp_yeah_cong_avoid()
153 bw *= rtt - yeah->vegas.baseRTT; in tcp_yeah_cong_avoid()
154 do_div(bw, rtt); in tcp_yeah_cong_avoid()
155 queue = bw; in tcp_yeah_cong_avoid()
|
| /Linux-v5.4/drivers/media/dvb-frontends/ |
| D | dib7000m.c | 316 static int dib7000m_set_bandwidth(struct dib7000m_state *state, u32 bw) in dib7000m_set_bandwidth() argument
320 if (!bw) in dib7000m_set_bandwidth()
321 bw = 8000; in dib7000m_set_bandwidth()
324 state->current_bandwidth = bw; in dib7000m_set_bandwidth()
334 timf = timf * (bw / 50) / 160; in dib7000m_set_bandwidth()
382 … dib7000m_reset_pll_common(struct dib7000m_state *state, const struct dibx000_bandwidth_config *bw) in dib7000m_reset_pll_common() argument
384 dib7000m_write_word(state, 18, (u16) (((bw->internal*1000) >> 16) & 0xffff)); in dib7000m_reset_pll_common()
385 dib7000m_write_word(state, 19, (u16) ( (bw->internal*1000) & 0xffff)); in dib7000m_reset_pll_common()
386 dib7000m_write_word(state, 21, (u16) ( (bw->ifreq >> 16) & 0xffff)); in dib7000m_reset_pll_common()
387 dib7000m_write_word(state, 22, (u16) ( bw->ifreq & 0xffff)); in dib7000m_reset_pll_common()
[all …]
|
| D | dib7000p.c | 373 static int dib7000p_set_bandwidth(struct dib7000p_state *state, u32 bw) in dib7000p_set_bandwidth() argument
378 state->current_bandwidth = bw; in dib7000p_set_bandwidth()
382 timf = state->cfg.bw->timf; in dib7000p_set_bandwidth()
388 timf = timf * (bw / 50) / 160; in dib7000p_set_bandwidth()
449 struct dibx000_bandwidth_config *bw = &state->cfg.bw[0]; in dib7000p_reset_pll() local
453 …dib7000p_write_word(state, 1856, (!bw->pll_reset << 13) | (bw->pll_range << 12) | (bw->pll_ratio <… in dib7000p_reset_pll()
458 dib7000p_write_word(state, 1857, dib7000p_read_word(state, 1857) | (!bw->pll_bypass << 15)); in dib7000p_reset_pll()
461 clk_cfg0 = (1 << 15) | ((bw->pll_ratio & 0x3f) << 9) | in dib7000p_reset_pll()
462 …(bw->modulo << 7) | (bw->ADClkSrc << 6) | (bw->IO_CLK_en_core << 5) | (bw->bypclk_div << 2) | (bw-… in dib7000p_reset_pll()
467 …dib7000p_write_word(state, 903, (bw->pll_prediv << 5) | (((bw->pll_ratio >> 6) & 0x3) << 3) | (bw-… in dib7000p_reset_pll()
[all …]
|
| /Linux-v5.4/drivers/net/wireless/realtek/rtw88/ |
| D | phy.c | 1263 u8 bw, u8 rs, u8 ch, s8 pwr_limit) in rtw_phy_set_tx_power_limit() argument
1274 if (regd >= RTW_REGD_MAX || bw >= RTW_CHANNEL_WIDTH_MAX || in rtw_phy_set_tx_power_limit()
1278 regd, band, bw, rs, ch_idx, pwr_limit); in rtw_phy_set_tx_power_limit()
1283 hal->tx_pwr_limit_2g[regd][bw][rs][ch_idx] = pwr_limit; in rtw_phy_set_tx_power_limit()
1284 ww = hal->tx_pwr_limit_2g[RTW_REGD_WW][bw][rs][ch_idx]; in rtw_phy_set_tx_power_limit()
1286 hal->tx_pwr_limit_2g[RTW_REGD_WW][bw][rs][ch_idx] = ww; in rtw_phy_set_tx_power_limit()
1288 hal->tx_pwr_limit_5g[regd][bw][rs][ch_idx] = pwr_limit; in rtw_phy_set_tx_power_limit()
1289 ww = hal->tx_pwr_limit_5g[RTW_REGD_WW][bw][rs][ch_idx]; in rtw_phy_set_tx_power_limit()
1291 hal->tx_pwr_limit_5g[RTW_REGD_WW][bw][rs][ch_idx] = ww; in rtw_phy_set_tx_power_limit()
1298 u8 bw, u8 ch_idx, u8 rs_ht, u8 rs_vht) in rtw_xref_5g_txpwr_lmt() argument
[all …]
|
| /Linux-v5.4/drivers/media/usb/dvb-usb-v2/ |
| D | mxl111sf-tuner.c | 79 u8 bw) in mxl111sf_calc_phy_tune_regs() argument
84 switch (bw) { in mxl111sf_calc_phy_tune_regs()
186 static int mxl1x1sf_tune_rf(struct dvb_frontend *fe, u32 freq, u8 bw) in mxl1x1sf_tune_rf() argument
193 mxl_dbg("(freq = %d, bw = 0x%x)", freq, bw); in mxl1x1sf_tune_rf()
206 reg_ctrl_array = mxl111sf_calc_phy_tune_regs(freq, bw); in mxl1x1sf_tune_rf()
268 u8 bw; in mxl111sf_tuner_set_params() local
275 bw = 0; /* ATSC */ in mxl111sf_tuner_set_params()
278 bw = 1; /* US CABLE */ in mxl111sf_tuner_set_params()
283 bw = 6; in mxl111sf_tuner_set_params()
286 bw = 7; in mxl111sf_tuner_set_params()
[all …]
|
| /Linux-v5.4/drivers/gpu/drm/amd/display/dc/core/ |
| D | dc_debug.c | 354 context->bw_ctx.bw.dcn.clk.dispclk_khz, in context_clock_trace()
355 context->bw_ctx.bw.dcn.clk.dppclk_khz, in context_clock_trace()
356 context->bw_ctx.bw.dcn.clk.dcfclk_khz, in context_clock_trace()
357 context->bw_ctx.bw.dcn.clk.dcfclk_deep_sleep_khz, in context_clock_trace()
358 context->bw_ctx.bw.dcn.clk.fclk_khz, in context_clock_trace()
359 context->bw_ctx.bw.dcn.clk.socclk_khz); in context_clock_trace()
362 context->bw_ctx.bw.dcn.clk.dispclk_khz, in context_clock_trace()
363 context->bw_ctx.bw.dcn.clk.dppclk_khz, in context_clock_trace()
364 context->bw_ctx.bw.dcn.clk.dcfclk_khz, in context_clock_trace()
365 context->bw_ctx.bw.dcn.clk.dcfclk_deep_sleep_khz, in context_clock_trace()
[all …]
|
| /Linux-v5.4/drivers/gpu/drm/amd/display/dc/clk_mgr/dce110/ |
| D | dce110_clk_mgr.c | 183 context->bw_ctx.bw.dce.all_displays_in_sync; in dce11_pplib_apply_display_requirements()
185 context->bw_ctx.bw.dce.nbp_state_change_enable == false; in dce11_pplib_apply_display_requirements()
187 context->bw_ctx.bw.dce.cpuc_state_change_enable == false; in dce11_pplib_apply_display_requirements()
189 context->bw_ctx.bw.dce.cpup_state_change_enable == false; in dce11_pplib_apply_display_requirements()
191 context->bw_ctx.bw.dce.blackout_recovery_time_us; in dce11_pplib_apply_display_requirements()
204 pp_display_cfg->min_memory_clock_khz = context->bw_ctx.bw.dce.yclk_khz in dce11_pplib_apply_display_requirements()
210 context->bw_ctx.bw.dce.sclk_khz); in dce11_pplib_apply_display_requirements()
223 = context->bw_ctx.bw.dce.sclk_deep_sleep_khz; in dce11_pplib_apply_display_requirements()
254 int patched_disp_clk = context->bw_ctx.bw.dce.dispclk_khz; in dce11_update_clocks()
269 context->bw_ctx.bw.dce.dispclk_khz = dce_set_clock(clk_mgr_base, patched_disp_clk); in dce11_update_clocks()
|
| /Linux-v5.4/lib/ |
| D | logic_pio.c | 230 #define BUILD_LOGIC_IO(bw, type) \ argument
231 type logic_in##bw(unsigned long addr) \
236 ret = read##bw(PCI_IOBASE + addr); \
249 void logic_out##bw(type value, unsigned long addr) \
252 write##bw(value, PCI_IOBASE + addr); \
264 void logic_ins##bw(unsigned long addr, void *buffer, \
268 reads##bw(PCI_IOBASE + addr, buffer, count); \
281 void logic_outs##bw(unsigned long addr, const void *buffer, \
285 writes##bw(PCI_IOBASE + addr, buffer, count); \
|
| /Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce110/ |
| D | dce110_resource.c | 907 &context->bw_ctx.bw.dce)) in dce110_validate_bandwidth()
917 if (memcmp(&dc->current_state->bw_ctx.bw.dce, in dce110_validate_bandwidth()
918 &context->bw_ctx.bw.dce, sizeof(context->bw_ctx.bw.dce))) { in dce110_validate_bandwidth()
932 context->bw_ctx.bw.dce.nbp_state_change_wm_ns[0].b_mark, in dce110_validate_bandwidth()
933 context->bw_ctx.bw.dce.nbp_state_change_wm_ns[0].a_mark, in dce110_validate_bandwidth()
934 context->bw_ctx.bw.dce.urgent_wm_ns[0].b_mark, in dce110_validate_bandwidth()
935 context->bw_ctx.bw.dce.urgent_wm_ns[0].a_mark, in dce110_validate_bandwidth()
936 context->bw_ctx.bw.dce.stutter_exit_wm_ns[0].b_mark, in dce110_validate_bandwidth()
937 context->bw_ctx.bw.dce.stutter_exit_wm_ns[0].a_mark, in dce110_validate_bandwidth()
938 context->bw_ctx.bw.dce.nbp_state_change_wm_ns[1].b_mark, in dce110_validate_bandwidth()
[all …]
|
| /Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce112/ |
| D | dce112_resource.c | 829 &context->bw_ctx.bw.dce)) in dce112_validate_bandwidth()
837 if (memcmp(&dc->current_state->bw_ctx.bw.dce, in dce112_validate_bandwidth()
838 &context->bw_ctx.bw.dce, sizeof(context->bw_ctx.bw.dce))) { in dce112_validate_bandwidth()
852 context->bw_ctx.bw.dce.nbp_state_change_wm_ns[0].b_mark, in dce112_validate_bandwidth()
853 context->bw_ctx.bw.dce.nbp_state_change_wm_ns[0].a_mark, in dce112_validate_bandwidth()
854 context->bw_ctx.bw.dce.urgent_wm_ns[0].b_mark, in dce112_validate_bandwidth()
855 context->bw_ctx.bw.dce.urgent_wm_ns[0].a_mark, in dce112_validate_bandwidth()
856 context->bw_ctx.bw.dce.stutter_exit_wm_ns[0].b_mark, in dce112_validate_bandwidth()
857 context->bw_ctx.bw.dce.stutter_exit_wm_ns[0].a_mark, in dce112_validate_bandwidth()
858 context->bw_ctx.bw.dce.nbp_state_change_wm_ns[1].b_mark, in dce112_validate_bandwidth()
[all …]
|
| /Linux-v5.4/arch/x86/kernel/cpu/resctrl/ |
| D | ctrlmondata.c | 33 unsigned long bw; in bw_validate_amd() local
36 ret = kstrtoul(buf, 10, &bw); in bw_validate_amd()
42 if (bw < r->membw.min_bw || bw > r->default_ctrl) { in bw_validate_amd()
43 rdt_last_cmd_printf("MB value %ld out of range [%d,%d]\n", bw, in bw_validate_amd()
48 *data = roundup(bw, (unsigned long)r->membw.bw_gran); in bw_validate_amd()
79 unsigned long bw; in bw_validate() local
90 ret = kstrtoul(buf, 10, &bw); in bw_validate()
96 if ((bw < r->membw.min_bw || bw > r->default_ctrl) && in bw_validate()
98 rdt_last_cmd_printf("MB value %ld out of range [%d,%d]\n", bw, in bw_validate()
103 *data = roundup(bw, (unsigned long)r->membw.bw_gran); in bw_validate()
|
| /Linux-v5.4/drivers/gpu/drm/amd/display/dc/calcs/ |
| D | dcn_calcs.c | 553 context->bw_ctx.bw.dcn.watermarks.b.cstate_pstate.cstate_exit_ns =
555 context->bw_ctx.bw.dcn.watermarks.b.cstate_pstate.cstate_enter_plus_exit_ns =
557 context->bw_ctx.bw.dcn.watermarks.b.cstate_pstate.pstate_change_ns =
559 context->bw_ctx.bw.dcn.watermarks.b.pte_meta_urgent_ns = v->ptemeta_urgent_watermark * 1000;
560 context->bw_ctx.bw.dcn.watermarks.b.urgent_ns = v->urgent_watermark * 1000;
567 context->bw_ctx.bw.dcn.watermarks.c.cstate_pstate.cstate_exit_ns =
569 context->bw_ctx.bw.dcn.watermarks.c.cstate_pstate.cstate_enter_plus_exit_ns =
571 context->bw_ctx.bw.dcn.watermarks.c.cstate_pstate.pstate_change_ns =
573 context->bw_ctx.bw.dcn.watermarks.c.pte_meta_urgent_ns = v->ptemeta_urgent_watermark * 1000;
574 context->bw_ctx.bw.dcn.watermarks.c.urgent_ns = v->urgent_watermark * 1000;
[all …]
|
| /Linux-v5.4/drivers/net/wireless/mediatek/mt76/mt76x2/ |
| D | mcu.c | 15 int mt76x2_mcu_set_channel(struct mt76x02_dev *dev, u8 channel, u8 bw, in mt76x2_mcu_set_channel() argument
21 u8 bw; in mt76x2_mcu_set_channel() member
31 .bw = bw, in mt76x2_mcu_set_channel()
|
| D | usb_phy.c | 87 u8 channel = chan->hw_value, bw, bw_index; in mt76x2u_phy_set_channel() local
96 bw = 1; in mt76x2u_phy_set_channel()
110 bw = 2; in mt76x2u_phy_set_channel()
115 bw = 0; in mt76x2u_phy_set_channel()
123 mt76x2_configure_tx_delay(dev, chan->band, bw); in mt76x2u_phy_set_channel()
137 ret = mt76x2_mcu_set_channel(dev, channel, bw, bw_index, scan); in mt76x2u_phy_set_channel()
|
| /Linux-v5.4/include/net/ |
| D | regulatory.h | 241 #define REG_RULE_EXT(start, end, bw, gain, eirp, dfs_cac, reg_flags) \ argument
245 .freq_range.max_bandwidth_khz = MHZ_TO_KHZ(bw), \
252 #define REG_RULE(start, end, bw, gain, eirp, reg_flags) \ argument
253 REG_RULE_EXT(start, end, bw, gain, eirp, 0, reg_flags)
|
| /Linux-v5.4/drivers/memory/samsung/ |
| D | exynos-srom.c | 72 u32 cs, bw; in exynos_srom_configure_bank() local
90 bw = readl_relaxed(srom->reg_base + EXYNOS_SROM_BW); in exynos_srom_configure_bank()
91 bw = (bw & ~(EXYNOS_SROM_BW__CS_MASK << bank)) | (cs << bank); in exynos_srom_configure_bank()
92 writel_relaxed(bw, srom->reg_base + EXYNOS_SROM_BW); in exynos_srom_configure_bank()
|
| /Linux-v5.4/drivers/media/tuners/ |
| D | mxl5007t.c | 381 enum mxl5007t_bw_mhz bw) in mxl5007t_set_bw_bits() argument
385 switch (bw) { in mxl5007t_set_bw_bits()
407 u32 rf_freq, enum mxl5007t_bw_mhz bw) in mxl5007t_calc_rf_tune_regs() argument
416 mxl5007t_set_bw_bits(state, bw); in mxl5007t_calc_rf_tune_regs()
530 enum mxl5007t_bw_mhz bw) in mxl5007t_tuner_rf_tune() argument
536 rf_tune_regs = mxl5007t_calc_rf_tune_regs(state, rf_freq_hz, bw); in mxl5007t_tuner_rf_tune()
604 enum mxl5007t_bw_mhz bw; in mxl5007t_set_params() local
612 bw = MxL_BW_6MHz; in mxl5007t_set_params()
616 bw = MxL_BW_6MHz; in mxl5007t_set_params()
623 bw = MxL_BW_6MHz; in mxl5007t_set_params()
[all …]
|
| /Linux-v5.4/drivers/net/wireless/ath/carl9170/ |
| D | phy.c | 967 u32 freq, enum carl9170_bw bw) in carl9170_init_rf_bank4_pwr() argument
975 switch (bw) { in carl9170_init_rf_bank4_pwr()
1036 enum carl9170_bw bw) in carl9170_get_hw_dyn_params() argument
1052 return &carl9170_phy_freq_params[chanidx].params[bw]; in carl9170_get_hw_dyn_params()
1260 enum carl9170_bw bw, struct ar9170_calctl_edges edges[]) in carl9170_get_heavy_clip() argument
1271 if (bw == CARL9170_BW_40_BELOW || bw == CARL9170_BW_40_ABOVE) in carl9170_get_heavy_clip()
1291 static void carl9170_calc_ctl(struct ar9170 *ar, u32 freq, enum carl9170_bw bw) in carl9170_calc_ctl() argument
1366 freq, bw, EDGES(ctl_idx, 1)); in carl9170_calc_ctl()
1372 if (bw == CARL9170_BW_40_BELOW) in carl9170_calc_ctl()
1429 enum carl9170_bw bw) in carl9170_set_power_cal() argument
[all …]
|
| /Linux-v5.4/drivers/net/wireless/broadcom/brcm80211/brcmsmac/ |
| D | rate.h | 137 u32 bw = rspec_get_bw(rspec); in rspec_is40mhz() local
139 return bw == PHY_TXC1_BW_40MHZ || bw == PHY_TXC1_BW_40MHZ_DUP; in rspec_is40mhz()
236 bool mcsallow, u8 bw, u8 txstreams);
243 void brcms_c_rateset_bw_mcs_filter(struct brcms_c_rateset *rateset, u8 bw);
|
| /Linux-v5.4/drivers/net/wireless/mediatek/mt7601u/ |
| D | phy.c | 246 int bw = FIELD_GET(MT_RXWI_RATE_BW, rate); in mt7601u_phy_get_rssi() local
255 val -= lna[aux_lna][bw][lna_id]; in mt7601u_phy_get_rssi()
278 if (dev->bw != MT_BW_20) in mt7601u_set_bw_filter()
296 t = &bbp_mode_table[dev->temp_mode][dev->bw]; in mt7601u_load_bbp_temp_table_bw()
319 t[dev->bw].regs, t[dev->bw].n); in mt7601u_bbp_temp()
326 if (hw_chan != 14 || dev->bw != MT_BW_20) { in mt7601u_apply_ch14_fixup()
377 u8 bw; in __mt7601u_phy_set_channel() local
380 bw = MT_BW_20; in __mt7601u_phy_set_channel()
385 bw = MT_BW_40; in __mt7601u_phy_set_channel()
395 if (bw != dev->bw || chan_ext_below != dev->chan_ext_below) { in __mt7601u_phy_set_channel()
[all …]
|
| /Linux-v5.4/drivers/net/wireless/marvell/mwifiex/ |
| D | cfp.c | 201 u8 bw = 0; in mwifiex_index_to_acs_data_rate() local
208 bw = (ht_info & 0xC) >> 2; in mwifiex_index_to_acs_data_rate()
214 rate = ac_mcs_rate_nss2[2 * (3 - bw) + gi][mcs_index]; in mwifiex_index_to_acs_data_rate()
216 rate = ac_mcs_rate_nss1[2 * (3 - bw) + gi][mcs_index]; in mwifiex_index_to_acs_data_rate()
219 bw = (ht_info & 0xC) >> 2; in mwifiex_index_to_acs_data_rate()
230 if ((bw == 1) || (bw == 0)) in mwifiex_index_to_acs_data_rate()
231 rate = mcs_rate[2 * (1 - bw) + gi][index]; in mwifiex_index_to_acs_data_rate()
|
| /Linux-v5.4/drivers/net/ethernet/intel/ixgbe/ |
| D | ixgbe_dcb.c | 21 static s32 ixgbe_ieee_credits(__u8 *bw, __u16 *refill, in ixgbe_ieee_credits() argument
32 if (bw[i] < min_percent && bw[i]) in ixgbe_ieee_credits()
33 min_percent = bw[i]; in ixgbe_ieee_credits()
40 int val = min(bw[i] * multiplier, MAX_CREDIT_REFILL); in ixgbe_ieee_credits()
46 max[i] = bw[i] ? (bw[i] * MAX_CREDIT)/100 : min_credit; in ixgbe_ieee_credits()
|
| /Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce/ |
| D | dce_clk_mgr.c | 227 if (context->bw_ctx.bw.dce.dispclk_khz > in dce_get_required_clocks_state()
237 < context->bw_ctx.bw.dce.dispclk_khz) in dce_get_required_clocks_state()
615 context->bw_ctx.bw.dce.all_displays_in_sync; in dce11_pplib_apply_display_requirements()
617 context->bw_ctx.bw.dce.nbp_state_change_enable == false; in dce11_pplib_apply_display_requirements()
619 context->bw_ctx.bw.dce.cpuc_state_change_enable == false; in dce11_pplib_apply_display_requirements()
621 context->bw_ctx.bw.dce.cpup_state_change_enable == false; in dce11_pplib_apply_display_requirements()
623 context->bw_ctx.bw.dce.blackout_recovery_time_us; in dce11_pplib_apply_display_requirements()
625 pp_display_cfg->min_memory_clock_khz = context->bw_ctx.bw.dce.yclk_khz in dce11_pplib_apply_display_requirements()
630 context->bw_ctx.bw.dce.sclk_khz); in dce11_pplib_apply_display_requirements()
643 = context->bw_ctx.bw.dce.sclk_deep_sleep_khz; in dce11_pplib_apply_display_requirements()
[all …]
|
