Home
last modified time | relevance | path

Searched refs:block_id (Results 1 – 25 of 48) sorted by relevance

12

/Linux-v5.4/arch/mips/include/asm/octeon/
Dcvmx-ciu2-defs.h31 #define CVMX_CIU2_ACK_PPX_IP2(block_id) (CVMX_ADD_IO_SEG(0x00010701000C0000ull) + ((block_id) & 31)… argument
32 #define CVMX_CIU2_ACK_PPX_IP3(block_id) (CVMX_ADD_IO_SEG(0x00010701000C0200ull) + ((block_id) & 31)… argument
33 #define CVMX_CIU2_EN_PPX_IP2_RML(block_id) (CVMX_ADD_IO_SEG(0x0001070100092000ull) + ((block_id) & … argument
34 #define CVMX_CIU2_EN_PPX_IP2_WDOG(block_id) (CVMX_ADD_IO_SEG(0x0001070100091000ull) + ((block_id) &… argument
35 #define CVMX_CIU2_EN_PPX_IP2_WRKQ(block_id) (CVMX_ADD_IO_SEG(0x0001070100090000ull) + ((block_id) &… argument
36 #define CVMX_CIU2_EN_PPX_IP2_WRKQ_W1C(block_id) (CVMX_ADD_IO_SEG(0x00010701000B0000ull) + ((block_i… argument
37 #define CVMX_CIU2_EN_PPX_IP2_WRKQ_W1S(block_id) (CVMX_ADD_IO_SEG(0x00010701000A0000ull) + ((block_i… argument
38 #define CVMX_CIU2_EN_PPX_IP3_MBOX_W1C(block_id) (CVMX_ADD_IO_SEG(0x00010701000B8200ull) + ((block_i… argument
39 #define CVMX_CIU2_EN_PPX_IP3_MBOX_W1S(block_id) (CVMX_ADD_IO_SEG(0x00010701000A8200ull) + ((block_i… argument
41 #define CVMX_CIU2_RAW_PPX_IP2_WRKQ(block_id) (CVMX_ADD_IO_SEG(0x0001070100040000ull) + ((block_id) … argument
[all …]
Dcvmx-pcsx-defs.h31 static inline uint64_t CVMX_PCSX_ANX_ADV_REG(unsigned long offset, unsigned long block_id) in CVMX_PCSX_ANX_ADV_REG() argument
35 return CVMX_ADD_IO_SEG(0x00011800B0001010ull) + ((offset) + (block_id) * 0x20000ull) * 1024; in CVMX_PCSX_ANX_ADV_REG()
38 return CVMX_ADD_IO_SEG(0x00011800B0001010ull) + ((offset) + (block_id) * 0x20000ull) * 1024; in CVMX_PCSX_ANX_ADV_REG()
42 return CVMX_ADD_IO_SEG(0x00011800B0001010ull) + ((offset) + (block_id) * 0x20000ull) * 1024; in CVMX_PCSX_ANX_ADV_REG()
44 return CVMX_ADD_IO_SEG(0x00011800B0001010ull) + ((offset) + (block_id) * 0x4000ull) * 1024; in CVMX_PCSX_ANX_ADV_REG()
46 return CVMX_ADD_IO_SEG(0x00011800B0001010ull) + ((offset) + (block_id) * 0x20000ull) * 1024; in CVMX_PCSX_ANX_ADV_REG()
49 static inline uint64_t CVMX_PCSX_ANX_EXT_ST_REG(unsigned long offset, unsigned long block_id) in CVMX_PCSX_ANX_EXT_ST_REG() argument
53 return CVMX_ADD_IO_SEG(0x00011800B0001028ull) + ((offset) + (block_id) * 0x20000ull) * 1024; in CVMX_PCSX_ANX_EXT_ST_REG()
56 return CVMX_ADD_IO_SEG(0x00011800B0001028ull) + ((offset) + (block_id) * 0x20000ull) * 1024; in CVMX_PCSX_ANX_EXT_ST_REG()
60 return CVMX_ADD_IO_SEG(0x00011800B0001028ull) + ((offset) + (block_id) * 0x20000ull) * 1024; in CVMX_PCSX_ANX_EXT_ST_REG()
[all …]
Dcvmx-pcsxx-defs.h31 static inline uint64_t CVMX_PCSXX_10GBX_STATUS_REG(unsigned long block_id) in CVMX_PCSXX_10GBX_STATUS_REG() argument
37 return CVMX_ADD_IO_SEG(0x00011800B0000828ull) + (block_id) * 0x8000000ull; in CVMX_PCSXX_10GBX_STATUS_REG()
40 return CVMX_ADD_IO_SEG(0x00011800B0000828ull) + (block_id) * 0x8000000ull; in CVMX_PCSXX_10GBX_STATUS_REG()
42 return CVMX_ADD_IO_SEG(0x00011800B0000828ull) + (block_id) * 0x1000000ull; in CVMX_PCSXX_10GBX_STATUS_REG()
44 return CVMX_ADD_IO_SEG(0x00011800B0000828ull) + (block_id) * 0x1000000ull; in CVMX_PCSXX_10GBX_STATUS_REG()
47 static inline uint64_t CVMX_PCSXX_BIST_STATUS_REG(unsigned long block_id) in CVMX_PCSXX_BIST_STATUS_REG() argument
53 return CVMX_ADD_IO_SEG(0x00011800B0000870ull) + (block_id) * 0x8000000ull; in CVMX_PCSXX_BIST_STATUS_REG()
56 return CVMX_ADD_IO_SEG(0x00011800B0000870ull) + (block_id) * 0x8000000ull; in CVMX_PCSXX_BIST_STATUS_REG()
58 return CVMX_ADD_IO_SEG(0x00011800B0000870ull) + (block_id) * 0x1000000ull; in CVMX_PCSXX_BIST_STATUS_REG()
60 return CVMX_ADD_IO_SEG(0x00011800B0000870ull) + (block_id) * 0x1000000ull; in CVMX_PCSXX_BIST_STATUS_REG()
[all …]
Dcvmx-asxx-defs.h31 #define CVMX_ASXX_GMII_RX_CLK_SET(block_id) (CVMX_ADD_IO_SEG(0x00011800B0000180ull)) argument
32 #define CVMX_ASXX_GMII_RX_DAT_SET(block_id) (CVMX_ADD_IO_SEG(0x00011800B0000188ull)) argument
33 #define CVMX_ASXX_INT_EN(block_id) (CVMX_ADD_IO_SEG(0x00011800B0000018ull) + ((block_id) & 1) * 0x8… argument
34 #define CVMX_ASXX_INT_REG(block_id) (CVMX_ADD_IO_SEG(0x00011800B0000010ull) + ((block_id) & 1) * 0x… argument
35 #define CVMX_ASXX_MII_RX_DAT_SET(block_id) (CVMX_ADD_IO_SEG(0x00011800B0000190ull)) argument
36 #define CVMX_ASXX_PRT_LOOP(block_id) (CVMX_ADD_IO_SEG(0x00011800B0000040ull) + ((block_id) & 1) * 0… argument
37 #define CVMX_ASXX_RLD_BYPASS(block_id) (CVMX_ADD_IO_SEG(0x00011800B0000248ull) + ((block_id) & 1) *… argument
38 #define CVMX_ASXX_RLD_BYPASS_SETTING(block_id) (CVMX_ADD_IO_SEG(0x00011800B0000250ull) + ((block_id argument
39 #define CVMX_ASXX_RLD_COMP(block_id) (CVMX_ADD_IO_SEG(0x00011800B0000220ull) + ((block_id) & 1) * 0… argument
40 #define CVMX_ASXX_RLD_DATA_DRV(block_id) (CVMX_ADD_IO_SEG(0x00011800B0000218ull) + ((block_id) & 1)… argument
[all …]
Dcvmx-stxx-defs.h31 #define CVMX_STXX_ARB_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180090000608ull) + ((block_id) & 1) * 0x… argument
32 #define CVMX_STXX_BCKPRS_CNT(block_id) (CVMX_ADD_IO_SEG(0x0001180090000688ull) + ((block_id) & 1) *… argument
33 #define CVMX_STXX_COM_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180090000600ull) + ((block_id) & 1) * 0x… argument
34 #define CVMX_STXX_DIP_CNT(block_id) (CVMX_ADD_IO_SEG(0x0001180090000690ull) + ((block_id) & 1) * 0x… argument
35 #define CVMX_STXX_IGN_CAL(block_id) (CVMX_ADD_IO_SEG(0x0001180090000610ull) + ((block_id) & 1) * 0x… argument
36 #define CVMX_STXX_INT_MSK(block_id) (CVMX_ADD_IO_SEG(0x00011800900006A0ull) + ((block_id) & 1) * 0x… argument
37 #define CVMX_STXX_INT_REG(block_id) (CVMX_ADD_IO_SEG(0x0001180090000698ull) + ((block_id) & 1) * 0x… argument
38 #define CVMX_STXX_INT_SYNC(block_id) (CVMX_ADD_IO_SEG(0x00011800900006A8ull) + ((block_id) & 1) * 0… argument
39 #define CVMX_STXX_MIN_BST(block_id) (CVMX_ADD_IO_SEG(0x0001180090000618ull) + ((block_id) & 1) * 0x… argument
40 #define CVMX_STXX_SPI4_CALX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090000400ull) + (((offset) … argument
[all …]
Dcvmx-spxx-defs.h31 #define CVMX_SPXX_BCKPRS_CNT(block_id) (CVMX_ADD_IO_SEG(0x0001180090000340ull) + ((block_id) & 1) *… argument
32 #define CVMX_SPXX_BIST_STAT(block_id) (CVMX_ADD_IO_SEG(0x00011800900007F8ull) + ((block_id) & 1) * … argument
33 #define CVMX_SPXX_CLK_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180090000348ull) + ((block_id) & 1) * 0x… argument
34 #define CVMX_SPXX_CLK_STAT(block_id) (CVMX_ADD_IO_SEG(0x0001180090000350ull) + ((block_id) & 1) * 0… argument
35 #define CVMX_SPXX_DBG_DESKEW_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180090000368ull) + ((block_id) & … argument
36 #define CVMX_SPXX_DBG_DESKEW_STATE(block_id) (CVMX_ADD_IO_SEG(0x0001180090000370ull) + ((block_id) … argument
37 #define CVMX_SPXX_DRV_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180090000358ull) + ((block_id) & 1) * 0x… argument
38 #define CVMX_SPXX_ERR_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180090000320ull) + ((block_id) & 1) * 0x… argument
39 #define CVMX_SPXX_INT_DAT(block_id) (CVMX_ADD_IO_SEG(0x0001180090000318ull) + ((block_id) & 1) * 0x… argument
40 #define CVMX_SPXX_INT_MSK(block_id) (CVMX_ADD_IO_SEG(0x0001180090000308ull) + ((block_id) & 1) * 0x… argument
[all …]
Dcvmx-pemx-defs.h31 …efine CVMX_PEMX_BAR1_INDEXX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C00000A8ull) + (((offset)… argument
32 #define CVMX_PEMX_BAR2_MASK(block_id) (CVMX_ADD_IO_SEG(0x00011800C0000130ull) + ((block_id) & 1) * … argument
33 #define CVMX_PEMX_BAR_CTL(block_id) (CVMX_ADD_IO_SEG(0x00011800C0000128ull) + ((block_id) & 1) * 0x… argument
34 #define CVMX_PEMX_BIST_STATUS(block_id) (CVMX_ADD_IO_SEG(0x00011800C0000018ull) + ((block_id) & 1) … argument
35 #define CVMX_PEMX_BIST_STATUS2(block_id) (CVMX_ADD_IO_SEG(0x00011800C0000420ull) + ((block_id) & 1)… argument
36 #define CVMX_PEMX_CFG_RD(block_id) (CVMX_ADD_IO_SEG(0x00011800C0000030ull) + ((block_id) & 1) * 0x1… argument
37 #define CVMX_PEMX_CFG_WR(block_id) (CVMX_ADD_IO_SEG(0x00011800C0000028ull) + ((block_id) & 1) * 0x1… argument
38 #define CVMX_PEMX_CPL_LUT_VALID(block_id) (CVMX_ADD_IO_SEG(0x00011800C0000098ull) + ((block_id) & 1… argument
39 #define CVMX_PEMX_CTL_STATUS(block_id) (CVMX_ADD_IO_SEG(0x00011800C0000000ull) + ((block_id) & 1) *… argument
40 #define CVMX_PEMX_DBG_INFO(block_id) (CVMX_ADD_IO_SEG(0x00011800C0000008ull) + ((block_id) & 1) * 0… argument
[all …]
Dcvmx-sriox-defs.h31 #define CVMX_SRIOX_ACC_CTRL(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000148ull) + ((block_id) & 3) * … argument
32 #define CVMX_SRIOX_ASMBLY_ID(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000200ull) + ((block_id) & 3) *… argument
33 #define CVMX_SRIOX_ASMBLY_INFO(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000208ull) + ((block_id) & 3)… argument
34 #define CVMX_SRIOX_BELL_RESP_CTRL(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000310ull) + ((block_id) &… argument
35 #define CVMX_SRIOX_BIST_STATUS(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000108ull) + ((block_id) & 3)… argument
36 #define CVMX_SRIOX_IMSG_CTRL(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000508ull) + ((block_id) & 3) *… argument
37 …e CVMX_SRIOX_IMSG_INST_HDRX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000510ull) + (((offset)… argument
38 …ne CVMX_SRIOX_IMSG_QOS_GRPX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000600ull) + (((offset)… argument
39 …ine CVMX_SRIOX_IMSG_STATUSX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000700ull) + (((offset)… argument
40 #define CVMX_SRIOX_IMSG_VPORT_THR(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000500ull) + ((block_id) &… argument
[all …]
Dcvmx-srxx-defs.h31 #define CVMX_SRXX_COM_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180090000200ull) + ((block_id) & 1) * 0x… argument
32 #define CVMX_SRXX_IGN_RX_FULL(block_id) (CVMX_ADD_IO_SEG(0x0001180090000218ull) + ((block_id) & 1) … argument
33 #define CVMX_SRXX_SPI4_CALX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090000000ull) + (((offset) … argument
34 #define CVMX_SRXX_SPI4_STAT(block_id) (CVMX_ADD_IO_SEG(0x0001180090000208ull) + ((block_id) & 1) * … argument
35 #define CVMX_SRXX_SW_TICK_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180090000220ull) + ((block_id) & 1) … argument
36 #define CVMX_SRXX_SW_TICK_DAT(block_id) (CVMX_ADD_IO_SEG(0x0001180090000228ull) + ((block_id) & 1) … argument
Dcvmx-gmxx-defs.h31 static inline uint64_t CVMX_GMXX_HG2_CONTROL(unsigned long block_id) in CVMX_GMXX_HG2_CONTROL() argument
35 return CVMX_ADD_IO_SEG(0x0001180008000550ull) + (block_id) * 0x1000000ull; in CVMX_GMXX_HG2_CONTROL()
37 return CVMX_ADD_IO_SEG(0x0001180008000550ull) + (block_id) * 0x8000000ull; in CVMX_GMXX_HG2_CONTROL()
40 static inline uint64_t CVMX_GMXX_INF_MODE(unsigned long block_id) in CVMX_GMXX_INF_MODE() argument
44 return CVMX_ADD_IO_SEG(0x00011800080007F8ull) + (block_id) * 0x1000000ull; in CVMX_GMXX_INF_MODE()
46 return CVMX_ADD_IO_SEG(0x00011800080007F8ull) + (block_id) * 0x8000000ull; in CVMX_GMXX_INF_MODE()
49 static inline uint64_t CVMX_GMXX_PRTX_CFG(unsigned long offset, unsigned long block_id) in CVMX_GMXX_PRTX_CFG() argument
53 return CVMX_ADD_IO_SEG(0x0001180008000010ull) + ((offset) + (block_id) * 0x0ull) * 2048; in CVMX_GMXX_PRTX_CFG()
55 return CVMX_ADD_IO_SEG(0x0001180008000010ull) + ((offset) + (block_id) * 0x2000ull) * 2048; in CVMX_GMXX_PRTX_CFG()
57 return CVMX_ADD_IO_SEG(0x0001180008000010ull) + ((offset) + (block_id) * 0x10000ull) * 2048; in CVMX_GMXX_PRTX_CFG()
[all …]
Dcvmx-lmcx-defs.h31 #define CVMX_LMCX_BIST_CTL(block_id) (CVMX_ADD_IO_SEG(0x00011800880000F0ull) + ((block_id) & 1) * 0… argument
32 #define CVMX_LMCX_BIST_RESULT(block_id) (CVMX_ADD_IO_SEG(0x00011800880000F8ull) + ((block_id) & 1) … argument
33 #define CVMX_LMCX_CHAR_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180088000220ull) + ((block_id) & 3) * 0… argument
34 #define CVMX_LMCX_CHAR_MASK0(block_id) (CVMX_ADD_IO_SEG(0x0001180088000228ull) + ((block_id) & 3) *… argument
35 #define CVMX_LMCX_CHAR_MASK1(block_id) (CVMX_ADD_IO_SEG(0x0001180088000230ull) + ((block_id) & 3) *… argument
36 #define CVMX_LMCX_CHAR_MASK2(block_id) (CVMX_ADD_IO_SEG(0x0001180088000238ull) + ((block_id) & 3) *… argument
37 #define CVMX_LMCX_CHAR_MASK3(block_id) (CVMX_ADD_IO_SEG(0x0001180088000240ull) + ((block_id) & 3) *… argument
38 #define CVMX_LMCX_CHAR_MASK4(block_id) (CVMX_ADD_IO_SEG(0x0001180088000318ull) + ((block_id) & 3) *… argument
39 #define CVMX_LMCX_COMP_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180088000028ull) + ((block_id) & 1) * 0… argument
40 #define CVMX_LMCX_COMP_CTL2(block_id) (CVMX_ADD_IO_SEG(0x00011800880001B8ull) + ((block_id) & 3) * … argument
[all …]
Dcvmx-pescx-defs.h31 #define CVMX_PESCX_BIST_STATUS(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000018ull) + ((block_id) & 1)… argument
32 #define CVMX_PESCX_BIST_STATUS2(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000418ull) + ((block_id) & 1… argument
33 #define CVMX_PESCX_CFG_RD(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000030ull) + ((block_id) & 1) * 0x… argument
34 #define CVMX_PESCX_CFG_WR(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000028ull) + ((block_id) & 1) * 0x… argument
35 #define CVMX_PESCX_CPL_LUT_VALID(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000098ull) + ((block_id) & … argument
36 #define CVMX_PESCX_CTL_STATUS(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000000ull) + ((block_id) & 1) … argument
37 #define CVMX_PESCX_CTL_STATUS2(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000400ull) + ((block_id) & 1)… argument
38 #define CVMX_PESCX_DBG_INFO(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000008ull) + ((block_id) & 1) * … argument
39 #define CVMX_PESCX_DBG_INFO_EN(block_id) (CVMX_ADD_IO_SEG(0x00011800C80000A0ull) + ((block_id) & 1)… argument
40 #define CVMX_PESCX_DIAG_STATUS(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000020ull) + ((block_id) & 1)… argument
[all …]
Dcvmx-l2c-defs.h36 #define CVMX_L2C_ERR_TDTX(block_id) \ argument
37 (CVMX_ADD_IO_SEG(0x0001180080A007E0ull) + ((block_id) & 3) * 0x40000ull)
38 #define CVMX_L2C_ERR_TTGX(block_id) \ argument
39 (CVMX_ADD_IO_SEG(0x0001180080A007E8ull) + ((block_id) & 3) * 0x40000ull)
54 #define CVMX_L2C_TADX_PFCX(offset, block_id) \ argument
56 ((block_id) & 7) * 0x8000ull) * 8)
57 #define CVMX_L2C_TADX_PFC0(block_id) (CVMX_ADD_IO_SEG(0x0001180080A00400ull) + \ argument
58 ((block_id) & 3) * 0x40000ull)
59 #define CVMX_L2C_TADX_PFC1(block_id) (CVMX_ADD_IO_SEG(0x0001180080A00408ull) + \ argument
60 ((block_id) & 3) * 0x40000ull)
[all …]
Dcvmx-pciercx-defs.h33 #define CVMX_PCIERCX_CFG001(block_id) (0x0000000000000004ull) argument
34 #define CVMX_PCIERCX_CFG006(block_id) (0x0000000000000018ull) argument
35 #define CVMX_PCIERCX_CFG008(block_id) (0x0000000000000020ull) argument
36 #define CVMX_PCIERCX_CFG009(block_id) (0x0000000000000024ull) argument
37 #define CVMX_PCIERCX_CFG010(block_id) (0x0000000000000028ull) argument
38 #define CVMX_PCIERCX_CFG011(block_id) (0x000000000000002Cull) argument
39 #define CVMX_PCIERCX_CFG030(block_id) (0x0000000000000078ull) argument
40 #define CVMX_PCIERCX_CFG031(block_id) (0x000000000000007Cull) argument
41 #define CVMX_PCIERCX_CFG032(block_id) (0x0000000000000080ull) argument
42 #define CVMX_PCIERCX_CFG034(block_id) (0x0000000000000088ull) argument
[all …]
Dcvmx-uctlx-defs.h31 #define CVMX_UCTLX_BIST_STATUS(block_id) (CVMX_ADD_IO_SEG(0x000118006F0000A0ull)) argument
32 #define CVMX_UCTLX_CLK_RST_CTL(block_id) (CVMX_ADD_IO_SEG(0x000118006F000000ull)) argument
33 #define CVMX_UCTLX_EHCI_CTL(block_id) (CVMX_ADD_IO_SEG(0x000118006F000080ull)) argument
34 #define CVMX_UCTLX_EHCI_FLA(block_id) (CVMX_ADD_IO_SEG(0x000118006F0000A8ull)) argument
35 #define CVMX_UCTLX_ERTO_CTL(block_id) (CVMX_ADD_IO_SEG(0x000118006F000090ull)) argument
36 #define CVMX_UCTLX_IF_ENA(block_id) (CVMX_ADD_IO_SEG(0x000118006F000030ull)) argument
37 #define CVMX_UCTLX_INT_ENA(block_id) (CVMX_ADD_IO_SEG(0x000118006F000028ull)) argument
38 #define CVMX_UCTLX_INT_REG(block_id) (CVMX_ADD_IO_SEG(0x000118006F000020ull)) argument
39 #define CVMX_UCTLX_OHCI_CTL(block_id) (CVMX_ADD_IO_SEG(0x000118006F000088ull)) argument
40 #define CVMX_UCTLX_ORTO_CTL(block_id) (CVMX_ADD_IO_SEG(0x000118006F000098ull)) argument
[all …]
Dcvmx-ciu3-defs.h28 #define CVMX_CIU3_IDTX_PPX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001010000120000ull) + ((block_id) … argument
/Linux-v5.4/drivers/base/
Dmemory.c581 static struct memory_block *find_memory_block_by_id(unsigned long block_id) in find_memory_block_by_id() argument
585 dev = subsys_find_device_by_id(&memory_subsys, block_id, NULL); in find_memory_block_by_id()
599 unsigned long block_id = base_memory_block_id(__section_nr(section)); in find_memory_block() local
601 return find_memory_block_by_id(block_id); in find_memory_block()
646 unsigned long block_id, unsigned long state) in init_memory_block() argument
652 mem = find_memory_block_by_id(block_id); in init_memory_block()
661 mem->start_section_nr = block_id * sections_per_block; in init_memory_block()
714 unsigned long block_id; in create_memory_block_devices() local
722 for (block_id = start_block_id; block_id != end_block_id; block_id++) { in create_memory_block_devices()
723 ret = init_memory_block(&mem, block_id, MEM_OFFLINE); in create_memory_block_devices()
[all …]
/Linux-v5.4/drivers/pci/controller/
Dpci-hyperv-intf.c22 unsigned int block_id, unsigned int *bytes_returned) in hyperv_read_cfg_blk() argument
27 return hvpci_block_ops.read_block(dev, buf, buf_len, block_id, in hyperv_read_cfg_blk()
33 unsigned int block_id) in hyperv_write_cfg_blk() argument
38 return hvpci_block_ops.write_block(dev, buf, len, block_id); in hyperv_write_cfg_blk()
/Linux-v5.4/drivers/net/ethernet/mellanox/mlx5/core/lib/
Dhv.c13 int block_id; in mlx5_hv_config_common() local
18 block_id = offset / HV_CONFIG_BLOCK_SIZE_MAX; in mlx5_hv_config_common()
22 HV_CONFIG_BLOCK_SIZE_MAX, block_id, in mlx5_hv_config_common()
25 HV_CONFIG_BLOCK_SIZE_MAX, block_id); in mlx5_hv_config_common()
/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Dta_ras_if.h83 enum ta_ras_block block_id; member
88 enum ta_ras_block block_id; member
93 enum ta_ras_block block_id; // ras-block. i.e. umc, gfx member
Damdgpu_ras.c112 static int amdgpu_ras_find_block_id_by_name(const char *name, int *block_id) in amdgpu_ras_find_block_id_by_name() argument
117 *block_id = i; in amdgpu_ras_find_block_id_by_name()
133 int block_id; in amdgpu_ras_debugfs_ctrl_parse_data() local
158 if (amdgpu_ras_find_block_id_by_name(block_name, &block_id)) in amdgpu_ras_debugfs_ctrl_parse_data()
161 data->head.block = block_id; in amdgpu_ras_debugfs_ctrl_parse_data()
462 .block_id = amdgpu_ras_block_to_ta(head->block), in amdgpu_ras_feature_enable()
467 .block_id = amdgpu_ras_block_to_ta(head->block), in amdgpu_ras_feature_enable()
647 .block_id = amdgpu_ras_block_to_ta(info->head.block), in amdgpu_ras_error_inject()
/Linux-v5.4/drivers/net/ethernet/intel/ice/
Dice_flex_pipe.c1233 static void ice_fill_tbl(struct ice_hw *hw, enum ice_block block_id, u32 sid) in ice_fill_tbl() argument
1268 sizeof(*hw->blk[block_id].xlt1.t); in ice_fill_tbl()
1269 dst = hw->blk[block_id].xlt1.t; in ice_fill_tbl()
1270 dst_len = hw->blk[block_id].xlt1.count * in ice_fill_tbl()
1271 sizeof(*hw->blk[block_id].xlt1.t); in ice_fill_tbl()
1281 sizeof(*hw->blk[block_id].xlt2.t); in ice_fill_tbl()
1282 dst = (u8 *)hw->blk[block_id].xlt2.t; in ice_fill_tbl()
1283 dst_len = hw->blk[block_id].xlt2.count * in ice_fill_tbl()
1284 sizeof(*hw->blk[block_id].xlt2.t); in ice_fill_tbl()
1294 sizeof(*hw->blk[block_id].prof.t); in ice_fill_tbl()
[all …]
/Linux-v5.4/drivers/net/ethernet/qlogic/qed/
Dqed_debug.c201 enum block_id block_id; member
1861 enum block_id block_id) in get_dbg_bus_block_desc() argument
1865 return (struct dbg_bus_block *)&dbg_bus_blocks[block_id * in get_dbg_bus_block_desc()
2263 enum block_id block_id, u8 mem_group_id) in qed_grc_is_mem_included() argument
2265 struct block_defs *block = s_block_defs[block_id]; in qed_grc_is_mem_included()
2352 u32 block_id, i; in qed_grc_unreset_blocks() local
2355 for (block_id = 0; block_id < MAX_BLOCK_ID; block_id++) { in qed_grc_unreset_blocks()
2356 struct block_defs *block = s_block_defs[block_id]; in qed_grc_unreset_blocks()
2382 qed_get_block_attn_data(enum block_id block_id, enum dbg_attn_type attn_type) in qed_get_block_attn_data() argument
2388 return &base_attn_block_arr[block_id].per_type_data[attn_type]; in qed_get_block_attn_data()
[all …]
/Linux-v5.4/drivers/block/drbd/
Ddrbd_protocol.h147 u64 block_id; /* to identify the request in protocol B&C */ member
172 u64 block_id; member
179 u64 block_id; member
/Linux-v5.4/drivers/s390/char/
Dtape_34xx.c1072 } __attribute__ ((packed)) block_id; in tape_34xx_mttell() local
1075 rc = tape_std_read_block_id(device, (__u64 *) &block_id); in tape_34xx_mttell()
1079 tape_34xx_add_sbid(device, block_id.cbid); in tape_34xx_mttell()
1080 return block_id.cbid.block; in tape_34xx_mttell()

12