Home
last modified time | relevance | path

Searched refs:aeqe (Results 1 – 8 of 8) sorted by relevance

/Linux-v5.4/drivers/crypto/hisilicon/
Dqm.c72 #define QM_AEQE_PHASE(aeqe) (((aeqe)->dw0 >> 16) & 0x1) argument
538 struct qm_aeqe *aeqe = qm->aeqe + qm->status.aeq_head; in qm_aeq_irq() local
544 while (QM_AEQE_PHASE(aeqe) == qm->status.aeqc_phase) { in qm_aeq_irq()
545 type = aeqe->dw0 >> QM_AEQE_TYPE_SHIFT; in qm_aeq_irq()
555 aeqe = qm->aeqe; in qm_aeq_irq()
558 aeqe++; in qm_aeq_irq()
1649 QM_INIT_BUF(qm, aeqe, QM_Q_DEPTH); in __hisi_qm_start()
1659 qm->aeqe, (unsigned long)qm->aeqe_dma, in __hisi_qm_start()
Dqm.h141 struct qm_aeqe *aeqe; member
/Linux-v5.4/drivers/infiniband/hw/hns/
Dhns_roce_hw_v1.c3706 struct hns_roce_aeqe *aeqe, int qpn) in hns_roce_v1_wq_catas_err_handle() argument
3711 switch (roce_get_field(aeqe->asyn, HNS_ROCE_AEQE_U32_4_EVENT_SUB_TYPE_M, in hns_roce_v1_wq_catas_err_handle()
3740 struct hns_roce_aeqe *aeqe, in hns_roce_v1_local_wq_access_err_handle() argument
3746 switch (roce_get_field(aeqe->asyn, HNS_ROCE_AEQE_U32_4_EVENT_SUB_TYPE_M, in hns_roce_v1_local_wq_access_err_handle()
3775 struct hns_roce_aeqe *aeqe, in hns_roce_v1_qp_err_handle() argument
3782 qpn = roce_get_field(aeqe->event.qp_event.qp, in hns_roce_v1_qp_err_handle()
3785 phy_port = roce_get_field(aeqe->event.qp_event.qp, in hns_roce_v1_qp_err_handle()
3797 hns_roce_v1_wq_catas_err_handle(hr_dev, aeqe, qpn); in hns_roce_v1_qp_err_handle()
3800 hns_roce_v1_local_wq_access_err_handle(hr_dev, aeqe, qpn); in hns_roce_v1_qp_err_handle()
3810 struct hns_roce_aeqe *aeqe, in hns_roce_v1_cq_err_handle() argument
[all …]
Dhns_roce_hw_v2.c5014 struct hns_roce_aeqe *aeqe; in next_aeqe_sw_v2() local
5017 aeqe = get_aeqe_v2(eq, eq->cons_index); in next_aeqe_sw_v2()
5019 aeqe = mhop_get_aeqe(eq, eq->cons_index); in next_aeqe_sw_v2()
5021 return (roce_get_bit(aeqe->asyn, HNS_ROCE_V2_AEQ_AEQE_OWNER_S) ^ in next_aeqe_sw_v2()
5022 !!(eq->cons_index & eq->entries)) ? aeqe : NULL; in next_aeqe_sw_v2()
5029 struct hns_roce_aeqe *aeqe = next_aeqe_sw_v2(eq); in hns_roce_v2_aeq_int() local
5037 while (aeqe) { in hns_roce_v2_aeq_int()
5043 event_type = roce_get_field(aeqe->asyn, in hns_roce_v2_aeq_int()
5046 sub_type = roce_get_field(aeqe->asyn, in hns_roce_v2_aeq_int()
5049 qpn = roce_get_field(aeqe->event.qp_event.qp, in hns_roce_v2_aeq_int()
[all …]
/Linux-v5.4/drivers/net/ethernet/huawei/hinic/
Dhinic_hw_eqs.c531 struct hinic_aeq_elem *aeqe; in aeq_elements_init() local
535 aeqe = GET_AEQ_ELEM(eq, i); in aeq_elements_init()
536 aeqe->desc = cpu_to_be32(init_val); in aeq_elements_init()
/Linux-v5.4/drivers/infiniband/hw/bnxt_re/
Dqplib_rcfw.h284 void *aeqe, void *obj));
Dmain.c830 void *aeqe, void *obj) in bnxt_re_aeq_handler() argument
837 type = ((struct creq_base *)aeqe)->type; in bnxt_re_aeq_handler()
839 unaffi_async = aeqe; in bnxt_re_aeq_handler()
842 affi_async = aeqe; in bnxt_re_aeq_handler()
/Linux-v5.4/drivers/infiniband/hw/i40iw/
Di40iw_ctrl.c1774 u64 *aeqe; in i40iw_sc_get_next_aeqe() local
1779 aeqe = (u64 *)I40IW_GET_CURRENT_AEQ_ELEMENT(aeq); in i40iw_sc_get_next_aeqe()
1780 get_64bit_val(aeqe, 0, &compl_ctx); in i40iw_sc_get_next_aeqe()
1781 get_64bit_val(aeqe, 8, &temp); in i40iw_sc_get_next_aeqe()
1787 i40iw_debug_buf(aeq->dev, I40IW_DEBUG_WQE, "AEQ_ENTRY", aeqe, 16); in i40iw_sc_get_next_aeqe()