| /Linux-v5.4/Documentation/devicetree/bindings/watchdog/ |
| D | gpio-wdt.txt | 5 - gpios: From common gpio binding; gpio connection to WDT reset pin.
9 the WDT counter. The watchdog timer is disabled when GPIO is
11 - level: Low or high level starts counting WDT timeout,
12 the opposite level disables the WDT. Active level is determined
|
| D | imgpdc-wdt.txt | 1 *ImgTec PowerDown Controller (PDC) Watchdog Timer (WDT)
5 - reg : Should contain WDT registers location and length
9 - interrupts : Should contain WDT interrupt
|
| D | lpc18xx-wdt.txt | 1 * NXP LPC18xx Watchdog Timer (WDT)
5 - reg: Should contain WDT registers location and length
9 - interrupts: Should contain WDT interrupt
|
| D | arm,sp805.txt | 3 SP805 WDT is a ARM Primecell Peripheral and has a standard-id register that
7 As SP805 WDT is a primecell IP, it follows the base bindings specified in
21 - interrupts: Should specify WDT interrupt number
22 - timeout-sec: Should specify default WDT timeout in seconds. If unset, the
|
| D | fsl-imx7ulp-wdt.txt | 1 * Freescale i.MX7ULP Watchdog Timer (WDT) Controller
5 - reg : Should contain WDT registers location and length
6 - interrupts : Should contain WDT interrupt
|
| D | fsl-imx-wdt.txt | 1 * Freescale i.MX Watchdog Timer (WDT) Controller
5 - reg : Should contain WDT registers location and length
6 - interrupts : Should contain WDT interrupt
|
| D | sirfsoc_wdt.txt | 1 SiRFSoC Timer and Watchdog Timer(WDT) Controller
5 - reg: Address range of tick timer/WDT register set
|
| D | omap-wdt.txt | 1 TI Watchdog Timer (WDT) Controller for OMAP
5 - ti,hwmods : Name of the hwmod associated to the WDT
|
| D | renesas,wdt.txt | 1 Renesas Watchdog Timer (WDT) Controller
32 - reg : Should contain WDT registers location and length
37 - power-domains : the power domain the WDT belongs to
|
| D | davinci-wdt.txt | 1 Texas Instruments DaVinci/Keystone Watchdog Timer (WDT) Controller
5 - reg : Should contain WDT registers location and length
|
| D | qca-ar7130-wdt.txt | 1 * Qualcomm Atheros AR7130 Watchdog Timer (WDT) Controller
|
| /Linux-v5.4/arch/sh/kernel/cpu/sh4/ |
| D | setup-sh4-202.c | 88 HUDI, TMU0, TMU1, TMU2, RTC, SCIF, WDT, enumerator
99 INTC_VECT(WDT, 0x560),
104 { 0xffd00008, 0, 16, 4, /* IPRB */ { WDT, 0, 0, 0 } },
|
| D | setup-sh7750.c | 184 TMU3, TMU4, TMU0, TMU1, TMU2, RTC, SCI1, SCIF, WDT, REF, enumerator
200 INTC_VECT(WDT, 0x560),
206 { 0xffd00008, 0, 16, 4, /* IPRB */ { WDT, REF, SCI1, 0 } },
|
| D | setup-sh7760.c | 36 WDT, REF, enumerator
73 INTC_VECT(WDT, 0x560),
104 { 0xffd00008, 0, 16, 4, /* IPRB */ { WDT, REF, 0, 0 } },
|
| /Linux-v5.4/arch/sh/kernel/cpu/sh3/ |
| D | setup-sh7705.c | 30 RTC, WDT, REF_RCMI, enumerator
50 INTC_VECT(WDT, 0x560),
56 { 0xfffffee4, 0, 16, 4, /* IPRB */ { WDT, REF_RCMI, 0, 0 } },
|
| D | setup-sh7710.c | 27 RTC, WDT, REF, enumerator
52 INTC_VECT(WDT, 0x560),
58 { 0xfffffee4, 0, 16, 4, /* IPRB */ { WDT, REF, 0, 0 } },
|
| D | setup-sh770x.c | 31 RTC, WDT, REF, enumerator
41 INTC_VECT(WDT, 0x560),
68 { 0xfffffee4, 0, 16, 4, /* IPRB */ { WDT, REF, SCI, 0 } },
|
| D | setup-sh7720.c | 223 WDT, REF_RCMI, SIM, enumerator
242 INTC_VECT(WDT, 0x560), INTC_VECT(REF_RCMI, 0x580),
267 { 0xA414FEE4UL, 0, 16, 4, /* IPRB */ { WDT, REF_RCMI, SIM, 0 } },
|
| /Linux-v5.4/arch/sh/kernel/cpu/sh2/ |
| D | setup-sh7619.c | 21 WDT, EDMAC, CMT0, CMT1, enumerator
33 INTC_IRQ(WDT, 84), INTC_IRQ(EDMAC, 85),
50 { 0xf8080000, 0, 16, 4, /* IPRC */ { WDT, EDMAC, CMT0, CMT1 } },
|
| /Linux-v5.4/Documentation/watchdog/ |
| D | watchdog-parameters.rst | 29 Acquire WDT 'stop' io port (default 0x43)
31 Acquire WDT 'start' io port (default 0x443)
40 Advantech WDT 'stop' io port (default 0x443)
42 Advantech WDT 'start' io port (default 0x443)
179 Eurotech WDT io port (default=0x3f0)
181 Eurotech WDT irq (default=10)
183 Eurotech WDT event type (default is `int`)
391 pc87413 WDT I/O port (default: io).
472 SBC60xx WDT 'stop' io port (default 0x45)
474 SBC60xx WDT 'start' io port (default 0x443)
[all …]
|
| D | wdt.rst | 2 WDT Watchdog Timer Interfaces For The Linux Operating System
57 The external event interfaces on the WDT boards are not currently supported.
|
| /Linux-v5.4/arch/sh/kernel/cpu/sh4a/ |
| D | setup-sh7763.c | 239 RTC, WDT, TMU0, TMU1, TMU2, TMU2_TICPI, enumerator
255 INTC_VECT(WDT, 0x560), INTC_VECT(TMU0, 0x580),
305 HUDI, 0, WDT, SCIF1, SCIF0, RTC, TMU345, TMU012 } },
317 { 0xffd40008, 0, 32, 8, /* INT2PRI2 */ { SCIF0, SCIF1, WDT } },
|
| D | setup-sh7780.c | 303 RTC, WDT, TMU0, TMU1, TMU2, TMU2_TICPI, enumerator
316 INTC_VECT(WDT, 0x560),
359 HUDI, 0, WDT, SCIF1, SCIF0, RTC, TMU345, TMU012 } },
366 { 0xffd40008, 0, 32, 8, /* INT2PRI2 */ { SCIF0, SCIF1, WDT } },
|
| /Linux-v5.4/arch/sh/kernel/cpu/sh2a/ |
| D | setup-sh7206.c | 29 CMT0, CMT1, BSC, WDT, enumerator
60 INTC_IRQ(BSC, 148), INTC_IRQ(WDT, 152),
111 { 0xfffe0c04, 0, 16, 4, /* IPR08 */ { CMT0, CMT1, BSC, WDT } },
|
| /Linux-v5.4/Documentation/devicetree/bindings/power/reset/ |
| D | keystone-reset.txt | 29 - ti,wdt-list: WDT list that can cause SoC reset. It's not related
30 to WDT driver, it's just needed to enable a SoC related
|
