Searched refs:VM_L2_CNTL2 (Results 1 – 17 of 17) sorted by relevance
| /Linux-v5.4/drivers/gpu/drm/amd/amdgpu/ |
| D | gfxhub_v1_0.c | 152 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in gfxhub_v1_0_init_cache_regs()
153 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1); in gfxhub_v1_0_init_cache_regs()
|
| D | mmhub_v1_0.c | 181 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in mmhub_v1_0_init_cache_regs()
182 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1); in mmhub_v1_0_init_cache_regs()
|
| D | gmc_v7_0.c | 616 tmp = REG_SET_FIELD(0, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in gmc_v7_0_gart_enable()
617 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1); in gmc_v7_0_gart_enable()
|
| D | gmc_v8_0.c | 844 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1); in gmc_v8_0_gart_enable()
845 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1); in gmc_v8_0_gart_enable()
|
| D | sid.h | 380 #define VM_L2_CNTL2 0x501 macro
|
| /Linux-v5.4/drivers/gpu/drm/radeon/ |
| D | rv770.c | 913 WREG32(VM_L2_CNTL2, 0); in rv770_pcie_gart_enable()
959 WREG32(VM_L2_CNTL2, 0); in rv770_pcie_gart_disable()
990 WREG32(VM_L2_CNTL2, 0); in rv770_agp_enable()
|
| D | rv770d.h | 647 #define VM_L2_CNTL2 0x1404 macro
|
| D | nid.h | 117 #define VM_L2_CNTL2 0x1404 macro
|
| D | ni.c | 1300 WREG32(VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS | INVALIDATE_L2_CACHE); in cayman_pcie_gart_enable()
1379 WREG32(VM_L2_CNTL2, 0); in cayman_pcie_gart_disable()
|
| D | sid.h | 378 #define VM_L2_CNTL2 0x1404 macro
|
| D | cikd.h | 496 #define VM_L2_CNTL2 0x1404 macro
|
| D | evergreen.c | 2413 WREG32(VM_L2_CNTL2, 0); in evergreen_pcie_gart_enable()
2466 WREG32(VM_L2_CNTL2, 0); in evergreen_pcie_gart_disable()
2496 WREG32(VM_L2_CNTL2, 0); in evergreen_agp_enable()
|
| D | evergreend.h | 1155 #define VM_L2_CNTL2 0x1404 macro
|
| D | r600d.h | 592 #define VM_L2_CNTL2 0x1404 macro
|
| D | r600.c | 1146 WREG32(VM_L2_CNTL2, 0); in r600_pcie_gart_enable()
1238 WREG32(VM_L2_CNTL2, 0); in r600_agp_enable()
|
| D | si.c | 4311 WREG32(VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS | INVALIDATE_L2_CACHE); in si_pcie_gart_enable()
4397 WREG32(VM_L2_CNTL2, 0); in si_pcie_gart_disable()
|
| D | cik.c | 5459 WREG32(VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS | INVALIDATE_L2_CACHE); in cik_pcie_gart_enable()
5576 WREG32(VM_L2_CNTL2, 0); in cik_pcie_gart_disable()
|
