Home
last modified time | relevance | path

Searched refs:VC4_REG32 (Results 1 – 9 of 9) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/vc4/
Dvc4_v3d.c19 VC4_REG32(V3D_IDENT0),
20 VC4_REG32(V3D_IDENT1),
21 VC4_REG32(V3D_IDENT2),
22 VC4_REG32(V3D_SCRATCH),
23 VC4_REG32(V3D_L2CACTL),
24 VC4_REG32(V3D_SLCACTL),
25 VC4_REG32(V3D_INTCTL),
26 VC4_REG32(V3D_INTENA),
27 VC4_REG32(V3D_INTDIS),
28 VC4_REG32(V3D_CT0CS),
[all …]
Dvc4_hvs.c31 VC4_REG32(SCALER_DISPCTRL),
32 VC4_REG32(SCALER_DISPSTAT),
33 VC4_REG32(SCALER_DISPID),
34 VC4_REG32(SCALER_DISPECTRL),
35 VC4_REG32(SCALER_DISPPROF),
36 VC4_REG32(SCALER_DISPDITHER),
37 VC4_REG32(SCALER_DISPEOLN),
38 VC4_REG32(SCALER_DISPLIST0),
39 VC4_REG32(SCALER_DISPLIST1),
40 VC4_REG32(SCALER_DISPLIST2),
[all …]
Dvc4_vec.c218 VC4_REG32(VEC_WSE_CONTROL),
219 VC4_REG32(VEC_WSE_WSS_DATA),
220 VC4_REG32(VEC_WSE_VPS_DATA1),
221 VC4_REG32(VEC_WSE_VPS_CONTROL),
222 VC4_REG32(VEC_REVID),
223 VC4_REG32(VEC_CONFIG0),
224 VC4_REG32(VEC_SCHPH),
225 VC4_REG32(VEC_CLMP0_START),
226 VC4_REG32(VEC_CLMP0_END),
227 VC4_REG32(VEC_FREQ3_2),
[all …]
Dvc4_dsi.c604 VC4_REG32(DSI0_CTRL),
605 VC4_REG32(DSI0_STAT),
606 VC4_REG32(DSI0_HSTX_TO_CNT),
607 VC4_REG32(DSI0_LPRX_TO_CNT),
608 VC4_REG32(DSI0_TA_TO_CNT),
609 VC4_REG32(DSI0_PR_TO_CNT),
610 VC4_REG32(DSI0_DISP0_CTRL),
611 VC4_REG32(DSI0_DISP1_CTRL),
612 VC4_REG32(DSI0_INT_STAT),
613 VC4_REG32(DSI0_INT_EN),
[all …]
Dvc4_hdmi.c133 VC4_REG32(VC4_HDMI_CORE_REV),
134 VC4_REG32(VC4_HDMI_SW_RESET_CONTROL),
135 VC4_REG32(VC4_HDMI_HOTPLUG_INT),
136 VC4_REG32(VC4_HDMI_HOTPLUG),
137 VC4_REG32(VC4_HDMI_MAI_CHANNEL_MAP),
138 VC4_REG32(VC4_HDMI_MAI_CONFIG),
139 VC4_REG32(VC4_HDMI_MAI_FORMAT),
140 VC4_REG32(VC4_HDMI_AUDIO_PACKET_CONFIG),
141 VC4_REG32(VC4_HDMI_RAM_PACKET_CONFIG),
142 VC4_REG32(VC4_HDMI_HORZA),
[all …]
Dvc4_txp.c167 VC4_REG32(TXP_DST_PTR),
168 VC4_REG32(TXP_DST_PITCH),
169 VC4_REG32(TXP_DIM),
170 VC4_REG32(TXP_DST_CTRL),
171 VC4_REG32(TXP_PROGRESS),
Dvc4_crtc.c72 VC4_REG32(PV_CONTROL),
73 VC4_REG32(PV_V_CONTROL),
74 VC4_REG32(PV_VSYNCD_EVEN),
75 VC4_REG32(PV_HORZA),
76 VC4_REG32(PV_HORZB),
77 VC4_REG32(PV_VERTA),
78 VC4_REG32(PV_VERTB),
79 VC4_REG32(PV_VERTA_EVEN),
80 VC4_REG32(PV_VERTB_EVEN),
81 VC4_REG32(PV_INTEN),
[all …]
Dvc4_dpi.c113 VC4_REG32(DPI_C),
114 VC4_REG32(DPI_ID),
Dvc4_drv.h483 #define VC4_REG32(reg) { .name = #reg, .offset = reg } macro