Home
last modified time | relevance | path

Searched refs:UVD_MPC_SET_MUX__SET_2__SHIFT (Results 1 – 11 of 11) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h636 #define UVD_MPC_SET_MUX__SET_2__SHIFT … macro
Duvd_4_0_sh_mask.h533 #define UVD_MPC_SET_MUX__SET_2__SHIFT 0x00000006 macro
Duvd_4_2_sh_mask.h518 #define UVD_MPC_SET_MUX__SET_2__SHIFT 0x6 macro
Duvd_5_0_sh_mask.h550 #define UVD_MPC_SET_MUX__SET_2__SHIFT 0x6 macro
Duvd_6_0_sh_mask.h552 #define UVD_MPC_SET_MUX__SET_2__SHIFT 0x6 macro
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h1143 #define UVD_MPC_SET_MUX__SET_2__SHIFT … macro
Dvcn_2_5_sh_mask.h2884 #define UVD_MPC_SET_MUX__SET_2__SHIFT … macro
Dvcn_2_0_0_sh_mask.h2649 #define UVD_MPC_SET_MUX__SET_2__SHIFT … macro
/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Dvcn_v2_0.c992 (0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT)), 0, indirect); in vcn_v2_0_start_dpg_mode()
1120 (0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT))); in vcn_v2_0_start()
Dvcn_v1_0.c838 (0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT))); in vcn_v1_0_start_spg_mode()
1036 (0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT)), 0xFFFFFFFF, 0); in vcn_v1_0_start_dpg_mode()
Dvcn_v2_5.c778 (0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT))); in vcn_v2_5_start()