Searched refs:TEGRA_DIVIDER_ROUND_UP (Results 1 – 10 of 10) sorted by relevance
| /Linux-v5.4/drivers/clk/tegra/ |
| D | clk-tegra-periph.c | 135 30, MASK(2), 0, 0, 8, 1, TEGRA_DIVIDER_ROUND_UP, \
142 30, MASK(2), 0, 0, 8, 1, TEGRA_DIVIDER_ROUND_UP,\
149 29, MASK(3), 0, 0, 8, 1, TEGRA_DIVIDER_ROUND_UP,\
155 29, MASK(3), 0, 0, 8, 1, TEGRA_DIVIDER_ROUND_UP,\
161 29, MASK(3), 0, 0, 8, 1, TEGRA_DIVIDER_ROUND_UP,\
169 TEGRA_DIVIDER_ROUND_UP, _clk_num, _gate_flags,\
176 TEGRA_DIVIDER_ROUND_UP, _clk_num, _gate_flags,\
183 TEGRA_DIVIDER_ROUND_UP, _clk_num, _gate_flags,\
190 TEGRA_DIVIDER_ROUND_UP, _clk_num, 0, _clk_id,\
197 TEGRA_DIVIDER_ROUND_UP, _clk_num, 0, _clk_id,\
[all …]
|
| D | clk-utils.c | 26 if (flags & TEGRA_DIVIDER_ROUND_UP) in div_frac_get()
|
| D | clk-tegra20.c | 138 30, 2, 0, 0, 8, 1, TEGRA_DIVIDER_ROUND_UP, \
145 30, 2, 0, 0, 16, 0, TEGRA_DIVIDER_ROUND_UP, \
636 clk_base + PLLC_OUT, 0, TEGRA_DIVIDER_ROUND_UP, in tegra20_pll_init()
650 clk_base + PLLM_OUT, 0, TEGRA_DIVIDER_ROUND_UP, in tegra20_pll_init()
684 clk_base + PLLA_OUT, 0, TEGRA_DIVIDER_ROUND_UP, in tegra20_pll_init()
|
| D | clk-tegra30.c | 159 30, 2, 0, 0, 8, 1, TEGRA_DIVIDER_ROUND_UP, \
165 29, 3, 0, 0, 8, 1, TEGRA_DIVIDER_ROUND_UP, \
172 TEGRA_DIVIDER_ROUND_UP, _clk_num, \
827 clk_base + PLLC_OUT, 0, TEGRA_DIVIDER_ROUND_UP, in tegra30_pll_init()
841 clk_base + PLLM_OUT, 0, TEGRA_DIVIDER_ROUND_UP, in tegra30_pll_init()
|
| D | clk-tegra-audio.c | 194 clk_base + PLLA_OUT, 0, TEGRA_DIVIDER_ROUND_UP, in tegra_audio_clk_init()
|
| D | clk-sdmmc-mux.c | 124 if (sdmmc_mux->div_flags & TEGRA_DIVIDER_ROUND_UP) in clk_sdmmc_mux_determine_rate()
|
| D | clk-tegra210.c | 2938 TEGRA_DIVIDER_ROUND_UP, 183, 0, tegra_clk_sor1,
2947 TEGRA_CLK_PERIPH(29, 7, 9, 0, 8, 1, TEGRA_DIVIDER_ROUND_UP, 76, 0, NULL, 0);
3030 TEGRA_DIVIDER_ROUND_UP, 0, NULL); in tegra210_periph_clk_init()
3035 TEGRA_DIVIDER_ROUND_UP, 0, NULL); in tegra210_periph_clk_init()
3069 clk_base + PLLC_OUT, 0, TEGRA_DIVIDER_ROUND_UP, in tegra210_pll_init()
3131 TEGRA_DIVIDER_ROUND_UP, in tegra210_pll_init()
3142 TEGRA_DIVIDER_ROUND_UP, in tegra210_pll_init()
3199 TEGRA_DIVIDER_ROUND_UP, in tegra210_pll_init()
3239 clk_base + PLLC4_OUT, 0, TEGRA_DIVIDER_ROUND_UP, in tegra210_pll_init()
|
| D | clk-tegra114.c | 118 29, MASK(3), 0, 0, 8, 1, TEGRA_DIVIDER_ROUND_UP,\
928 clk_base + PLLC_OUT, 0, TEGRA_DIVIDER_ROUND_UP, in tegra114_pll_init()
952 clk_base + PLLM_OUT, 0, TEGRA_DIVIDER_ROUND_UP, in tegra114_pll_init()
|
| D | clk.h | 69 #define TEGRA_DIVIDER_ROUND_UP BIT(0) macro
|
| D | clk-tegra124.c | 1052 clk_base + PLLC_OUT, 0, TEGRA_DIVIDER_ROUND_UP, in tegra124_pll_init()
1086 clk_base + PLLM_OUT, 0, TEGRA_DIVIDER_ROUND_UP, in tegra124_pll_init()
|
