Home
last modified time | relevance | path

Searched refs:SDMA0_PHASE0_QUANTUM__VALUE__SHIFT (Results 1 – 13 of 13) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Dcik_sdma.c357 SDMA0_PHASE0_QUANTUM__VALUE__SHIFT)) { in cik_ctx_switch_enable()
364 SDMA0_PHASE0_QUANTUM__VALUE__SHIFT); in cik_ctx_switch_enable()
372 value << SDMA0_PHASE0_QUANTUM__VALUE__SHIFT | in cik_ctx_switch_enable()
Dsdma_v3_0.c566 SDMA0_PHASE0_QUANTUM__VALUE__SHIFT)) { in sdma_v3_0_ctx_switch_enable()
573 SDMA0_PHASE0_QUANTUM__VALUE__SHIFT); in sdma_v3_0_ctx_switch_enable()
581 value << SDMA0_PHASE0_QUANTUM__VALUE__SHIFT | in sdma_v3_0_ctx_switch_enable()
Dsdma_v5_0.c533 SDMA0_PHASE0_QUANTUM__VALUE__SHIFT)) { in sdma_v5_0_ctx_switch_enable()
540 SDMA0_PHASE0_QUANTUM__VALUE__SHIFT); in sdma_v5_0_ctx_switch_enable()
548 value << SDMA0_PHASE0_QUANTUM__VALUE__SHIFT | in sdma_v5_0_ctx_switch_enable()
Dsdma_v4_0.c897 SDMA0_PHASE0_QUANTUM__VALUE__SHIFT)) { in sdma_v4_0_ctx_switch_enable()
904 SDMA0_PHASE0_QUANTUM__VALUE__SHIFT); in sdma_v4_0_ctx_switch_enable()
912 value << SDMA0_PHASE0_QUANTUM__VALUE__SHIFT | in sdma_v4_0_ctx_switch_enable()
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/sdma0/
Dsdma0_4_1_sh_mask.h596 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT macro
Dsdma0_4_0_sh_mask.h597 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT 0x8 macro
Dsdma0_4_2_2_sh_mask.h605 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT macro
Dsdma0_4_2_sh_mask.h599 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT macro
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/oss/
Doss_2_0_sh_mask.h1014 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT 0x8 macro
Doss_2_4_sh_mask.h1104 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT 0x8 macro
Doss_3_0_1_sh_mask.h1124 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT 0x8 macro
Doss_3_0_sh_mask.h1630 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT 0x8 macro
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_10_1_0_sh_mask.h311 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT macro