Home
last modified time | relevance | path

Searched refs:SDMA0 (Results 1 – 14 of 14) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Dsdma_v4_0.c87 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_CHICKEN_BITS, 0xfe931f07, 0x02831d07),
88 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_CLK_CTRL, 0xff000ff0, 0x3f000100),
89 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GFX_IB_CNTL, 0x800f0100, 0x00000100),
90 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GFX_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
91 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_PAGE_IB_CNTL, 0x800f0100, 0x00000100),
92 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_PAGE_RB_WPTR_POLL_CNTL, 0x0000fff0, 0x00403000),
93 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_POWER_CNTL, 0x003ff006, 0x0003c000),
94 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC0_IB_CNTL, 0x800f0100, 0x00000100),
95 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC0_RB_WPTR_POLL_CNTL, 0x0000fff0, 0x00403000),
96 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC1_IB_CNTL, 0x800f0100, 0x00000100),
[all …]
Dpsp_v10_0.c295 *sram_addr_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_ADDR); in psp_v10_0_sram_map()
296 *sram_data_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_DATA); in psp_v10_0_sram_map()
Dpsp_v12_0.c449 *sram_addr_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_ADDR); in psp_v12_0_sram_map()
450 *sram_data_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_DATA); in psp_v12_0_sram_map()
Dpsp_v3_1.c527 *sram_addr_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_ADDR); in psp_v3_1_sram_map()
528 *sram_data_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_DATA); in psp_v3_1_sram_map()
Damdgpu_amdkfd_arcturus.c77 SOC15_REG_OFFSET(SDMA0, 0, in get_sdma_base_addr()
Damdgpu_amdkfd_gfx_v9.c234 SOC15_REG_OFFSET(SDMA0, 0, in get_sdma_base_addr()
402 SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_GFX_CONTEXT_CNTL); in kgd_hqd_sdma_load()
Dpsp_v11_0.c618 *sram_addr_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_ADDR); in psp_v11_0_sram_map()
619 *sram_data_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_DATA); in psp_v11_0_sram_map()
Damdgpu_amdkfd_gfx_v10.c314 SOC15_REG_OFFSET(SDMA0, 0, in get_sdma_base_addr()
503 SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_GFX_CONTEXT_CNTL); in kgd_hqd_sdma_load()
Dnv.c169 { SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_STATUS_REG)},
Dsdma_v2_4.c283 ref_and_mask = REG_SET_FIELD(ref_and_mask, GPU_HDP_FLUSH_DONE, SDMA0, 1); in sdma_v2_4_ring_emit_hdp_flush()
Dsoc15.c330 { SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_STATUS_REG)},
Dsdma_v3_0.c457 ref_and_mask = REG_SET_FIELD(ref_and_mask, GPU_HDP_FLUSH_DONE, SDMA0, 1); in sdma_v3_0_ring_emit_hdp_flush()
/Linux-v5.4/drivers/gpu/drm/radeon/
Dcik_sdma.c178 ref_and_mask = SDMA0; in cik_sdma_hdp_flush_ring_emit()
Dcikd.h860 #define SDMA0 (1 << 10) macro