Home
last modified time | relevance | path

Searched refs:SCLK_UART3 (Results 1 – 23 of 23) sorted by relevance

/Linux-v5.4/include/dt-bindings/clock/
Dexynos7-clk.h98 #define SCLK_UART3 6 macro
Ds5pv210.h194 #define SCLK_UART3 172 macro
Drk3188-cru-common.h23 #define SCLK_UART3 67 macro
Dpx30-cru.h28 #define SCLK_UART3 26 macro
Drk3288-cru.h35 #define SCLK_UART3 80 macro
Drk3308-cru.h24 #define SCLK_UART3 20 macro
Drk3368-cru.h33 #define SCLK_UART3 80 macro
Drk3399-cru.h41 #define SCLK_UART3 84 macro
/Linux-v5.4/drivers/clk/samsung/
Dclk-s5pv210.c675 GATE(SCLK_UART3, "sclk_uart3", "dout_uart3", CLK_SRC_MASK0, 15,
Dclk-exynos7.c777 GATE(SCLK_UART3, "sclk_uart3_user", "mout_sclk_uart3_user",
/Linux-v5.4/arch/arm/boot/dts/
Drk3xxx.dtsi428 clocks = <&cru SCLK_UART3>, <&cru PCLK_UART3>;
Ds5pv210.dtsi374 <&clocks SCLK_UART3>;
Drk3288.dtsi460 clocks = <&cru SCLK_UART3>, <&cru PCLK_UART3>;
/Linux-v5.4/drivers/clk/rockchip/
Dclk-rk3188.c270 MUX(SCLK_UART3, "sclk_uart3", mux_sclk_uart3_p, 0,
Dclk-rk3368.c265 MUX(SCLK_UART3, "sclk_uart3", mux_uart3_p, CLK_SET_RATE_PARENT,
Dclk-rk3288.c269 MUX(SCLK_UART3, "sclk_uart3", mux_uart3_p, CLK_SET_RATE_PARENT,
Dclk-px30.c660 GATE(SCLK_UART3, "clk_uart3", "clk_uart3_mux", CLK_SET_RATE_PARENT,
Dclk-rk3308.c367 GATE(SCLK_UART3, "clk_uart3", "clk_uart3_mux", 0,
Dclk-rk3399.c272 MUX(SCLK_UART3, "clk_uart3", mux_uart3_p, CLK_SET_RATE_PARENT,
/Linux-v5.4/arch/arm64/boot/dts/exynos/
Dexynos7.dtsi274 <&clock_peric1 SCLK_UART3>;
/Linux-v5.4/arch/arm64/boot/dts/rockchip/
Drk3368.dtsi380 clocks = <&cru SCLK_UART3>, <&cru PCLK_UART3>;
Dpx30.dtsi418 clocks = <&cru SCLK_UART3>, <&cru PCLK_UART3>;
Drk3399.dtsi681 clocks = <&cru SCLK_UART3>, <&cru PCLK_UART3>;