| /Linux-v5.4/include/dt-bindings/clock/ |
| D | rk3036-cru.h | 25 #define SCLK_UART2 79 macro
|
| D | exynos7-clk.h | 97 #define SCLK_UART2 5 macro
|
| D | s5pv210.h | 195 #define SCLK_UART2 173 macro
|
| D | rk3188-cru-common.h | 22 #define SCLK_UART2 66 macro
|
| D | rk3128-cru.h | 27 #define SCLK_UART2 79 macro
|
| D | rk3228-cru.h | 26 #define SCLK_UART2 79 macro
|
| D | rv1108-cru.h | 24 #define SCLK_UART2 74 macro
|
| D | px30-cru.h | 27 #define SCLK_UART2 25 macro
|
| D | rk3368-cru.h | 32 #define SCLK_UART2 79 macro
|
| D | rk3288-cru.h | 34 #define SCLK_UART2 79 macro
|
| D | rk3308-cru.h | 23 #define SCLK_UART2 19 macro
|
| D | rk3328-cru.h | 29 #define SCLK_UART2 40 macro
|
| D | rk3399-cru.h | 40 #define SCLK_UART2 83 macro
|
| /Linux-v5.4/Documentation/devicetree/bindings/clock/ |
| D | rockchip,rk3128-cru.txt | 56 clocks = <&cru SCLK_UART2>, <&cru PCLK_UART2>;
|
| /Linux-v5.4/drivers/clk/rockchip/ |
| D | clk-rk3036.c | 156 MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3128.c | 193 MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3228.c | 209 MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
|
| D | clk-rv1108.c | 175 MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3188.c | 266 MUX(SCLK_UART2, "sclk_uart2", mux_sclk_uart2_p, 0,
|
| D | clk-rk3328.c | 260 MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3368.c | 407 MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
|
| /Linux-v5.4/drivers/clk/samsung/ |
| D | clk-s5pv210.c | 596 GATE(SCLK_UART2, "sclk_uart2", "dout_uart2", CLK_SRC_MASK0, 14,
|
| /Linux-v5.4/arch/arm/boot/dts/ |
| D | rk3xxx.dtsi | 417 clocks = <&cru SCLK_UART2>, <&cru PCLK_UART2>;
|
| D | s5pv210.dtsi | 362 <&clocks SCLK_UART2>;
|
| /Linux-v5.4/arch/arm64/boot/dts/exynos/ |
| D | exynos7.dtsi | 264 <&clock_peric1 SCLK_UART2>;
|
