/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dcn10/ |
D | dcn10_opp.c | 79 REG_UPDATE_2(FMT_CONTROL, in opp1_set_spatial_dither() 83 REG_UPDATE_2(FMT_CONTROL, in opp1_set_spatial_dither() 90 REG_UPDATE_2(FMT_CONTROL, in opp1_set_spatial_dither() 194 REG_UPDATE_2(FMT_CLAMP_CNTL, in opp1_set_clamping() 200 REG_UPDATE_2(FMT_CLAMP_CNTL, in opp1_set_clamping() 205 REG_UPDATE_2(FMT_CLAMP_CNTL, in opp1_set_clamping() 210 REG_UPDATE_2(FMT_CLAMP_CNTL, in opp1_set_clamping() 216 REG_UPDATE_2(FMT_CLAMP_CNTL, in opp1_set_clamping() 236 REG_UPDATE_2(FMT_DYNAMIC_EXP_CNTL, in opp1_set_dyn_expansion() 248 REG_UPDATE_2(FMT_DYNAMIC_EXP_CNTL, in opp1_set_dyn_expansion() [all …]
|
D | dcn10_optc.c | 176 REG_UPDATE_2(OTG_H_SYNC_A, in optc1_program_timing() 190 REG_UPDATE_2(OTG_H_BLANK_START_END, in optc1_program_timing() 217 REG_UPDATE_2(OTG_V_SYNC_A, in optc1_program_timing() 231 REG_UPDATE_2(OTG_V_BLANK_START_END, in optc1_program_timing() 265 REG_UPDATE_2(OTG_CONTROL, in optc1_program_timing() 332 REG_UPDATE_2(CONTROL, in optc1_set_vtg_params() 355 REG_UPDATE_2(OTG_BLANK_CONTROL, in optc1_unblank_crtc() 378 REG_UPDATE_2(OTG_BLANK_CONTROL, in optc1_blank_crtc() 412 REG_UPDATE_2(OPTC_INPUT_CLOCK_CONTROL, in optc1_enable_optc_clock() 421 REG_UPDATE_2(OTG_CLOCK_CONTROL, in optc1_enable_optc_clock() [all …]
|
D | dcn10_stream_encoder.c | 346 REG_UPDATE_2(DP_PIXEL_FORMAT, in enc1_stream_encoder_dp_set_stream_attribute() 530 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute() 534 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute() 541 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute() 545 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute() 551 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute() 564 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute() 576 REG_UPDATE_2(HDMI_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute() 968 REG_UPDATE_2(DP_VID_TIMING, in enc1_stream_encoder_dp_unblank() 1313 REG_UPDATE_2(AFMT_AUDIO_PACKET_CONTROL2, in enc1_se_setup_hdmi_audio() [all …]
|
D | dcn10_hubp.c | 46 REG_UPDATE_2(DCHUBP_CNTL, in hubp1_set_blank() 195 REG_UPDATE_2(DCSURF_SURFACE_PITCH, in hubp1_program_size() 199 REG_UPDATE_2(DCSURF_SURFACE_PITCH_C, in hubp1_program_size() 219 REG_UPDATE_2(DCSURF_SURFACE_CONFIG, in hubp1_program_rotation() 223 REG_UPDATE_2(DCSURF_SURFACE_CONFIG, in hubp1_program_rotation() 227 REG_UPDATE_2(DCSURF_SURFACE_CONFIG, in hubp1_program_rotation() 231 REG_UPDATE_2(DCSURF_SURFACE_CONFIG, in hubp1_program_rotation() 253 REG_UPDATE_2(HUBPRET_CONTROL, in hubp1_program_pixel_format() 381 REG_UPDATE_2(DCSURF_SURFACE_CONTROL, in hubp1_program_surface_flip_and_addr() 1107 REG_UPDATE_2(CURSOR_SIZE, in hubp1_cursor_set_attributes()
|
D | dcn10_link_encoder.c | 271 REG_UPDATE_2(DP_DPHY_PRBS_CNTL, in set_dp_phy_pattern_symbol_error() 291 REG_UPDATE_2(DP_DPHY_PRBS_CNTL, in set_dp_phy_pattern_prbs7() 531 REG_UPDATE_2(DP_SEC_CNTL1, in dcn10_psr_program_secondary_packet() 1225 REG_UPDATE_2(DP_MSE_SAT0, in dcn10_link_encoder_update_mst_stream_allocation_table() 1239 REG_UPDATE_2(DP_MSE_SAT0, in dcn10_link_encoder_update_mst_stream_allocation_table() 1253 REG_UPDATE_2(DP_MSE_SAT1, in dcn10_link_encoder_update_mst_stream_allocation_table() 1267 REG_UPDATE_2(DP_MSE_SAT1, in dcn10_link_encoder_update_mst_stream_allocation_table()
|
D | dcn10_hubbub.c | 102 REG_UPDATE_2(DCHUBBUB_ARB_DRAM_STATE_CNTL, in hubbub1_allow_self_refresh_control() 144 REG_UPDATE_2(DCHUBBUB_ARB_DRAM_STATE_CNTL, in hubbub1_verify_allow_pstate_change_high() 267 REG_UPDATE_2(DCHUBBUB_ARB_DRAM_STATE_CNTL, in hubbub1_verify_allow_pstate_change_high() 626 REG_UPDATE_2(DCHUBBUB_ARB_WATERMARK_CHANGE_CNTL, in hubbub1_program_watermarks()
|
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dcn20/ |
D | dcn20_stream_encoder.c | 80 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc2_update_hdmi_info_packet() 87 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc2_update_hdmi_info_packet() 94 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc2_update_hdmi_info_packet() 101 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc2_update_hdmi_info_packet() 108 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc2_update_hdmi_info_packet() 115 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc2_update_hdmi_info_packet() 122 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc2_update_hdmi_info_packet() 129 REG_UPDATE_2(HDMI_GENERIC_PACKET_CONTROL0, in enc2_update_hdmi_info_packet() 283 REG_UPDATE_2(DP_DSC_CNTL, in enc2_dp_set_dsc_config() 321 REG_UPDATE_2(DP_MSA_VBID_MISC, in enc2_dp_set_dsc_pps_info_packet() [all …]
|
D | dcn20_opp.c | 207 REG_UPDATE_2(DPG_CONTROL, in opp2_set_disp_pattern_generator() 218 REG_UPDATE_2(DPG_CONTROL, in opp2_set_disp_pattern_generator() 229 REG_UPDATE_2(DPG_CONTROL, in opp2_set_disp_pattern_generator() 258 REG_UPDATE_2(DPG_CONTROL, in opp2_set_disp_pattern_generator()
|
D | dcn20_optc.c | 63 REG_UPDATE_2(OTG_CONTROL, in optc2_enable_crtc() 344 REG_UPDATE_2(OTG_GLOBAL_CONTROL2, GLOBAL_UPDATE_LOCK_EN, 1, in optc2_lock_doublebuffer_enable() 351 REG_UPDATE_2(OTG_GLOBAL_CONTROL1, in optc2_lock_doublebuffer_enable() 362 REG_UPDATE_2(OTG_GLOBAL_CONTROL1, in optc2_lock_doublebuffer_disable() 368 REG_UPDATE_2(OTG_GLOBAL_CONTROL2, GLOBAL_UPDATE_LOCK_EN, 0, in optc2_lock_doublebuffer_disable()
|
D | dcn20_hubp.c | 59 REG_UPDATE_2(DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB, in hubp2_set_vm_system_aperture_settings() 357 REG_UPDATE_2(DCSURF_SURFACE_PITCH, in hubp2_program_size() 362 REG_UPDATE_2(DCSURF_SURFACE_PITCH_C, in hubp2_program_size() 382 REG_UPDATE_2(DCSURF_SURFACE_CONFIG, in hubp2_program_rotation() 386 REG_UPDATE_2(DCSURF_SURFACE_CONFIG, in hubp2_program_rotation() 390 REG_UPDATE_2(DCSURF_SURFACE_CONFIG, in hubp2_program_rotation() 394 REG_UPDATE_2(DCSURF_SURFACE_CONFIG, in hubp2_program_rotation() 430 REG_UPDATE_2(HUBPRET_CONTROL, in hubp2_program_pixel_format() 587 REG_UPDATE_2(CURSOR_SIZE, in hubp2_cursor_set_attributes() 721 REG_UPDATE_2(DCSURF_SURFACE_CONTROL, in hubp2_program_surface_flip_and_addr() [all …]
|
D | dcn20_mpc.c | 116 REG_UPDATE_2(DENORM_CONTROL[opp_id], in mpc2_set_denorm_clamp() 119 REG_UPDATE_2(DENORM_CLAMP_G_Y[opp_id], in mpc2_set_denorm_clamp() 122 REG_UPDATE_2(DENORM_CLAMP_B_CB[opp_id], in mpc2_set_denorm_clamp() 253 REG_UPDATE_2(MPCC_OGAM_LUT_RAM_CONTROL[mpcc_id], in mpc20_configure_ogam_lut()
|
D | dcn20_dwb.c | 78 REG_UPDATE_2(CNV_SOURCE_SIZE, CNV_SOURCE_WIDTH, params->cnv_params.src_width, in dwb2_config_dwb_cnv() 256 REG_UPDATE_2(WBSCL_MODE, WBSCL_MODE, params->out_format, in dwb2_set_scaler()
|
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce/ |
D | dce_opp.c | 190 REG_UPDATE_2(FMT_CONTROL, in set_spatial_dither() 194 REG_UPDATE_2(FMT_CONTROL, in set_spatial_dither() 200 REG_UPDATE_2(FMT_CONTROL, in set_spatial_dither() 274 REG_UPDATE_2(FMT_BIT_DEPTH_CONTROL, in set_temporal_dither() 393 REG_UPDATE_2(FMT_CONTROL, in set_pixel_encoding() 398 REG_UPDATE_2(FMT_CONTROL, in set_pixel_encoding() 459 REG_UPDATE_2(FMT_DYNAMIC_EXP_CNTL, in dce110_opp_set_dyn_expansion() 470 REG_UPDATE_2(FMT_DYNAMIC_EXP_CNTL, in dce110_opp_set_dyn_expansion() 475 REG_UPDATE_2(FMT_DYNAMIC_EXP_CNTL, in dce110_opp_set_dyn_expansion() 480 REG_UPDATE_2( in dce110_opp_set_dyn_expansion()
|
D | dce_stream_encoder.c | 136 REG_UPDATE_2(AFMT_VBI_PACKET_CONTROL, in dce110_update_generic_info_packet() 452 REG_UPDATE_2( in dce110_stream_encoder_dp_set_stream_attribute() 594 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute() 598 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute() 605 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute() 609 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute() 615 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute() 629 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute() 641 REG_UPDATE_2(HDMI_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute() 767 REG_UPDATE_2(HDMI_INFOFRAME_CONTROL0, in dce110_stream_encoder_update_hdmi_info_packets() [all …]
|
D | dce_mem_input.c | 158 REG_UPDATE_2(DVMM_PTE_ARB_CONTROL, in dce_mi_program_pte_vm() 238 REG_UPDATE_2(DPG_PIPE_STUTTER_CONTROL2, in dce120_program_stutter_watermark() 242 REG_UPDATE_2(DPG_PIPE_STUTTER_CONTROL, in dce120_program_stutter_watermark() 279 REG_UPDATE_2(DPG_PIPE_STUTTER_CONTROL, in dce_mi_program_display_marks() 308 REG_UPDATE_2(DPG_PIPE_STUTTER_CONTROL, in dce112_mi_program_display_marks() 341 REG_UPDATE_2(DPG_PIPE_STUTTER_CONTROL, in dce120_mi_program_display_marks() 493 REG_UPDATE_2(GRPH_CONTROL, in program_grph_pixel_format()
|
D | dce_abm.c | 73 REG_UPDATE_2(MASTER_COMM_CMD_REG, in dce_abm_set_pipe() 180 REG_UPDATE_2(BL_PWM_GRP1_REG_LOCK, in driver_set_backlight_level() 278 REG_UPDATE_2(DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES, in dce_abm_init() 321 REG_UPDATE_2(MASTER_COMM_CMD_REG, in dce_abm_set_level()
|
D | dce_dmcu.c | 77 REG_UPDATE_2(DMCU_RAM_ACCESS_CTRL, in dce_dmcu_load_iram() 89 REG_UPDATE_2(DMCU_RAM_ACCESS_CTRL, in dce_dmcu_load_iram() 328 REG_UPDATE_2(DMCU_RAM_ACCESS_CTRL, in dcn10_get_dmcu_version() 343 REG_UPDATE_2(DMCU_RAM_ACCESS_CTRL, in dcn10_get_dmcu_version() 449 REG_UPDATE_2(DMCU_RAM_ACCESS_CTRL, in dcn10_dmcu_load_iram() 461 REG_UPDATE_2(DMCU_RAM_ACCESS_CTRL, in dcn10_dmcu_load_iram()
|
D | dce_hwseq.c | 177 REG_UPDATE_2(PHYPLL_PIXEL_RATE_CNTL[tg_inst], in dce_crtc_switch_to_clk_src() 187 REG_UPDATE_2(PIXEL_RATE_CNTL[tg_inst], in dce_crtc_switch_to_clk_src()
|
D | dce_link_encoder.c | 302 REG_UPDATE_2(DP_DPHY_PRBS_CNTL, in set_dp_phy_pattern_symbol_error() 322 REG_UPDATE_2(DP_DPHY_PRBS_CNTL, in set_dp_phy_pattern_prbs7() 543 REG_UPDATE_2(DP_SEC_CNTL1, in dce110_psr_program_secondary_packet() 1258 REG_UPDATE_2(DP_MSE_SAT0, in dce110_link_encoder_update_mst_stream_allocation_table() 1272 REG_UPDATE_2(DP_MSE_SAT0, in dce110_link_encoder_update_mst_stream_allocation_table() 1286 REG_UPDATE_2(DP_MSE_SAT1, in dce110_link_encoder_update_mst_stream_allocation_table() 1300 REG_UPDATE_2(DP_MSE_SAT1, in dce110_link_encoder_update_mst_stream_allocation_table()
|
D | dce_i2c_hw.c | 272 REG_UPDATE_2(DC_I2C_CONTROL, in reset_hw_engine() 365 REG_UPDATE_2(DC_I2C_CONTROL, in release_engine() 374 REG_UPDATE_2(DC_I2C_ARBITRATION, DC_I2C_SW_DONE_USING_I2C_REG, 1, in release_engine()
|
D | dce_transform.c | 125 REG_UPDATE_2(SCL_MODE, SCL_MODE, 0, SCL_PSCL_EN, 0); in setup_scaling_configuration() 788 REG_UPDATE_2(LB_DATA_FORMAT, in dce_transform_set_pixel_storage_depth() 1306 REG_UPDATE_2(DCFE_MEM_PWR_CTRL, in dce110_opp_power_on_regamma_lut() 1310 REG_UPDATE_2(DCFE_MEM_LIGHT_SLEEP_CNTL, in dce110_opp_power_on_regamma_lut()
|
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/gpio/ |
D | hw_generic.c | 85 REG_UPDATE_2(mux, in set_config()
|
D | hw_hpd.c | 115 REG_UPDATE_2(toggle_filt_cntl, in set_config()
|
D | hw_ddc.c | 200 REG_UPDATE_2(ddc_setup, in set_config()
|
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce120/ |
D | dce120_hw_sequencer.c | 204 REG_UPDATE_2(DCHUB_FB_LOCATION, in dce120_update_dchub()
|