Home
last modified time | relevance | path

Searched refs:REG_RD (Results 1 – 23 of 23) sorted by relevance

/Linux-v5.4/drivers/net/ethernet/broadcom/bnx2x/
Dbnx2x_link.c222 u32 val = REG_RD(bp, reg); in bnx2x_bits_en()
231 u32 val = REG_RD(bp, reg); in bnx2x_bits_dis()
254 REG_RD(bp, params->lfa_base + in bnx2x_check_lfa()
269 link_status = REG_RD(bp, params->shmem_base + in bnx2x_check_lfa()
298 saved_val = REG_RD(bp, params->lfa_base + in bnx2x_check_lfa()
307 saved_val = REG_RD(bp, params->lfa_base + in bnx2x_check_lfa()
316 saved_val = REG_RD(bp, params->lfa_base + in bnx2x_check_lfa()
326 cur_speed_cap_mask = REG_RD(bp, params->lfa_base + in bnx2x_check_lfa()
339 REG_RD(bp, params->lfa_base + in bnx2x_check_lfa()
349 eee_status = REG_RD(bp, params->shmem2_base + in bnx2x_check_lfa()
[all …]
Dbnx2x_main.c618 data[i] = REG_RD(bp, src_addr + i*4); in bnx2x_read_dmae()
726 regs[j] = REG_RD(bp, bar_storm_intmem[storm] + in bnx2x_mc_assert()
780 val = REG_RD(bp, MCP_REG_MCPR_CPU_PROGRAM_COUNTER); in bnx2x_fw_dump_lvl()
781 if (val == REG_RD(bp, MCP_REG_MCPR_CPU_PROGRAM_COUNTER)) in bnx2x_fw_dump_lvl()
801 mark = REG_RD(bp, addr); in bnx2x_fw_dump_lvl()
809 mark = REG_RD(bp, addr); in bnx2x_fw_dump_lvl()
822 data[word] = htonl(REG_RD(bp, offset + 4*word)); in bnx2x_fw_dump_lvl()
830 data[word] = htonl(REG_RD(bp, offset + 4*word)); in bnx2x_fw_dump_lvl()
846 u32 val = REG_RD(bp, addr); in bnx2x_hc_int_disable()
873 if (REG_RD(bp, addr) != val) in bnx2x_hc_int_disable()
[all …]
Dbnx2x_init.h210 u32 curr_cos = REG_RD(bp, QM_REG_QVOQIDX_0 + q_num * 4); in bnx2x_map_q_cos()
237 reg_bit_map = REG_RD(bp, reg_addr); in bnx2x_map_q_cos()
242 reg_bit_map = REG_RD(bp, reg_addr); in bnx2x_map_q_cos()
250 reg_bit_map = REG_RD(bp, reg_addr); in bnx2x_map_q_cos()
682 reg_val = REG_RD(bp, mcp_attn_ctl_regs[i].addr); in bnx2x_set_mcp_parity()
745 reg_val = REG_RD(bp, bnx2x_blocks_parity_data[i]. in bnx2x_clear_blocks_parity()
756 reg_val = REG_RD(bp, MISC_REG_AEU_AFTER_INVERT_4_MCP); in bnx2x_clear_blocks_parity()
Dbnx2x_ethtool.c878 *p++ = REG_RD(bp, addr); in bnx2x_read_pages_regs()
907 *p++ = REG_RD(bp, idle_reg_addrs[i].addr + j*4); in __bnx2x_get_preset_regs()
916 *p++ = REG_RD(bp, reg_addrs[i].addr + j*4); in __bnx2x_get_preset_regs()
924 *p++ = REG_RD(bp, wreg_addr_p->addr + i*4); in __bnx2x_get_preset_regs()
931 *p++ = REG_RD(bp, addr + j*4); in __bnx2x_get_preset_regs()
1126 mbi = REG_RD(bp, ext_dev_info_offset + in bnx2x_get_drvinfo()
1276 val = REG_RD(bp, MCP_REG_MCPR_NVM_SW_ARB); in bnx2x_acquire_nvram_lock()
1309 val = REG_RD(bp, MCP_REG_MCPR_NVM_SW_ARB); in bnx2x_release_nvram_lock()
1331 val = REG_RD(bp, MCP_REG_MCPR_NVM_ACCESS_ENABLE); in bnx2x_enable_nvram_access()
1343 val = REG_RD(bp, MCP_REG_MCPR_NVM_ACCESS_ENABLE); in bnx2x_disable_nvram_access()
[all …]
Dbnx2x_init_ops.h262 REG_RD(bp, addr); in bnx2x_init_block()
518 val = REG_RD(bp, write_arb_addr[i].l); in bnx2x_init_pxp_arb()
522 val = REG_RD(bp, write_arb_addr[i].add); in bnx2x_init_pxp_arb()
526 val = REG_RD(bp, write_arb_addr[i].ubound); in bnx2x_init_pxp_arb()
587 val = REG_RD(bp, PCIE_REG_PCIER_TL_HDR_FC_ST); in bnx2x_init_pxp_arb()
Dbnx2x.h165 #define REG_RD(bp, offset) readl(REG_ADDR(bp, offset)) macro
206 #define SHMEM_RD(bp, field) REG_RD(bp, SHMEM_ADDR(bp, field))
211 #define SHMEM2_RD(bp, field) REG_RD(bp, SHMEM2_ADDR(bp, field))
218 #define MF_CFG_RD(bp, field) REG_RD(bp, MF_CFG_ADDR(bp, field))
221 #define MF2_CFG_RD(bp, field) REG_RD(bp, MF2_CFG_ADDR(bp, field))
227 #define EMAC_RD(bp, reg) REG_RD(bp, emac_base + reg)
2069 val = REG_RD(bp, reg); in reg_poll()
Dbnx2x_cmn.h702 u32 result = REG_RD(bp, hc_addr); in bnx2x_hc_ack_int()
711 u32 result = REG_RD(bp, igu_addr); in bnx2x_igu_ack_int()
Dbnx2x_stats.c860 estats->eee_tx_lpi += REG_RD(bp, lpi_reg); in bnx2x_hw_stats_update()
1630 REG_RD(bp, NIG_REG_STAT0_BRB_DISCARD + port*0x38); in bnx2x_stats_init()
1632 REG_RD(bp, NIG_REG_STAT0_BRB_TRUNCATE + port*0x38); in bnx2x_stats_init()
Dbnx2x_sriov.c751 val = REG_RD(bp, IGU_REG_VF_CONFIGURATION); in bnx2x_vf_igu_reset()
1094 val = REG_RD(bp, IGU_REG_MAPPING_MEMORY + sb_id * 4); in bnx2x_get_vf_igu_cam_info()
1163 val = REG_RD(bp, PCICFG_OFFSET + GRC_CONFIG_REG_PF_INIT_VF); in bnx2x_sriov_info()
1992 val = REG_RD(bp, IGU_REG_VF_CONFIGURATION); in bnx2x_vf_igu_disable()
Dbnx2x_dcb.c60 *buff = REG_RD(bp, addr + i); in bnx2x_read_data()
Dbnx2x_cmn.c2370 u32 loaded_fw = REG_RD(bp, XSEM_REG_PRAM); in bnx2x_compare_fw_ver()
/Linux-v5.4/drivers/media/radio/wl128x/
Dfmdrv_rx.c70 ret = fmc_send_cmd(fmdev, FLAG_GET, REG_RD, NULL, 2, NULL, NULL); in fm_rx_set_freq()
102 ret = fmc_send_cmd(fmdev, FREQ_SET, REG_RD, NULL, 2, &curr_frq, &resp_len); in fm_rx_set_freq()
174 ret = fmc_send_cmd(fmdev, FREQ_SET, REG_RD, NULL, in fm_rx_seek()
214 ret = fmc_send_cmd(fmdev, FLAG_GET, REG_RD, NULL, 2, NULL, NULL); in fm_rx_seek()
270 ret = fmc_send_cmd(fmdev, FREQ_SET, REG_RD, NULL, 2, in fm_rx_seek()
516 ret = fmc_send_cmd(fmdev, RSSI_LVL_GET, REG_RD, NULL, 2, in fm_rx_get_rssi_level()
607 ret = fmc_send_cmd(fmdev, MOST_MODE_SET, REG_RD, NULL, 2, in fm_rx_get_stereo_mono()
687 ret = fmc_send_cmd(fmdev, FLAG_GET, REG_RD, NULL, 2, in fm_rx_set_rds_mode()
Dfmdrv_common.c565 if (!fm_send_cmd(fmdev, FLAG_GET, REG_RD, NULL, sizeof(flag), NULL)) in fm_irq_send_flag_getcmd()
617 if (!fm_send_cmd(fmdev, RDS_DATA_GET, REG_RD, NULL, in fm_irq_send_rdsdata_getcmd()
960 if (!fm_send_cmd(fmdev, FREQ_SET, REG_RD, NULL, sizeof(payload), NULL)) in fm_irq_afjump_rd_freq()
1333 if (fmc_send_cmd(fmdev, ASIC_ID_GET, REG_RD, NULL, in fm_power_up()
1337 if (fmc_send_cmd(fmdev, ASIC_VER_GET, REG_RD, NULL, in fm_power_up()
Dfmdrv_common.h15 #define REG_RD 0x1 macro
Dfmdrv_tx.c359 ret = fmc_send_cmd(fmdev, READ_FMANT_TUNE_VALUE, REG_RD, in fm_tx_get_tune_cap_val()
/Linux-v5.4/arch/x86/crypto/
Dsha1_avx2_x86_64_asm.S88 #define REG_RD %rax macro
111 .set RD, REG_RD
/Linux-v5.4/drivers/scsi/bnx2i/
Dbnx2i.h128 #define REG_RD(__hba, offset) \ macro
Dbnx2i_hwi.c2726 config2 = REG_RD(ep->hba, BNX2_MQ_CONFIG2); in bnx2i_map_ep_dbell_regs()
/Linux-v5.4/drivers/net/ethernet/qlogic/qed/
Dqed_dev.c2437 if (REG_RD(p_hwfn, addr)) { in qed_final_cleanup()
2450 while (!REG_RD(p_hwfn, addr) && count--) in qed_final_cleanup()
2453 if (REG_RD(p_hwfn, addr)) in qed_final_cleanup()
3478 p_hwfn->hw_info.opaque_fid = (u16) REG_RD(p_hwfn, in get_function_id()
3481 p_hwfn->hw_info.concrete_fid = REG_RD(p_hwfn, PXP_PF_ME_CONCRETE_ADDR); in get_function_id()
4445 if (REG_RD(p_hwfn, PXP_PF_ME_OPAQUE_ADDR) == 0xffffffff) { in qed_hw_prepare_single()
Dqed.h960 #define REG_RD(cdev, offset) readl(REG_ADDR(cdev, offset)) macro
Dqed_vf.c467 p_hwfn->hw_info.opaque_fid = (u16)REG_RD(p_hwfn, reg); in qed_vf_hw_prepare()
470 p_hwfn->hw_info.concrete_fid = REG_RD(p_hwfn, reg); in qed_vf_hw_prepare()
Dqed_hw.c242 u32 val = REG_RD(p_hwfn, bar_addr); in qed_rd()
Dqed_int.c2269 intr_status_lo = REG_RD(p_hwfn, in qed_int_igu_read_sisr_reg()
2272 intr_status_hi = REG_RD(p_hwfn, in qed_int_igu_read_sisr_reg()