| /Linux-v5.4/arch/arm64/include/asm/ |
| D | daifflags.h | 14 #define DAIF_PROCCTX_NOIRQ PSR_I_BIT
15 #define DAIF_ERRCTX (PSR_I_BIT | PSR_A_BIT)
16 #define DAIF_MASK (PSR_D_BIT | PSR_A_BIT | PSR_I_BIT | PSR_F_BIT)
48 flags |= PSR_I_BIT; in local_daif_save()
58 bool irq_disabled = flags & PSR_I_BIT; in local_daif_restore()
61 !(read_sysreg(daif) & PSR_I_BIT)); in local_daif_restore()
78 flags &= ~PSR_I_BIT; in local_daif_restore()
|
| D | irqflags.h | 87 "and %w0, %w1, #" __stringify(PSR_I_BIT), in arch_irqs_disabled_flags()
|
| D | efi.h | 45 #define ARCH_EFI_IRQ_FLAGS_MASK (PSR_D_BIT | PSR_A_BIT | PSR_I_BIT | PSR_F_BIT)
|
| /Linux-v5.4/arch/unicore32/include/asm/ |
| D | ptrace.h | 23 (!((regs)->UCreg_asr & PSR_I_BIT))
40 if ((regs->UCreg_asr & PSR_I_BIT) == 0) { in valid_user_regs()
|
| D | irqflags.h | 16 #define ARCH_IRQ_DISABLED (PRIV_MODE | PSR_I_BIT)
|
| /Linux-v5.4/arch/unicore32/kernel/ |
| D | setup.c | 120 "r" (PSR_R_BIT | PSR_I_BIT | INTR_MODE), in cpu_init()
122 "r" (PSR_R_BIT | PSR_I_BIT | ABRT_MODE), in cpu_init()
124 "r" (PSR_R_BIT | PSR_I_BIT | EXTN_MODE), in cpu_init()
126 "r" (PSR_R_BIT | PSR_I_BIT | PRIV_MODE) in cpu_init()
|
| /Linux-v5.4/arch/arm/kernel/ |
| D | fiqasm.S | 26 mov r2, #PSR_I_BIT | PSR_F_BIT | FIQ_MODE
39 mov r2, #PSR_I_BIT | PSR_F_BIT | FIQ_MODE
|
| D | entry-armv.S | 338 ARM( msr cpsr_c, #ABT_MODE | PSR_I_BIT | PSR_F_BIT )
339 THUMB( mov r0, #ABT_MODE | PSR_I_BIT | PSR_F_BIT )
343 ARM( msr cpsr_c, #SVC_MODE | PSR_I_BIT | PSR_F_BIT )
344 THUMB( mov r0, #SVC_MODE | PSR_I_BIT | PSR_F_BIT )
352 ARM( msr cpsr_c, #ABT_MODE | PSR_I_BIT | PSR_F_BIT )
353 THUMB( mov r0, #ABT_MODE | PSR_I_BIT | PSR_F_BIT )
357 ARM( msr cpsr_c, #SVC_MODE | PSR_I_BIT | PSR_F_BIT )
358 THUMB( mov r0, #SVC_MODE | PSR_I_BIT | PSR_F_BIT )
|
| D | iwmmxt.S | 197 orr r2, ip, #PSR_I_BIT @ disable interrupts
249 orr r2, ip, #PSR_I_BIT @ disable interrupts
287 orr r2, ip, #PSR_I_BIT @ disable interrupts
354 orr ip, r2, #PSR_I_BIT @ disable interrupts
|
| D | setup.c | 570 PLC (PSR_F_BIT | PSR_I_BIT | IRQ_MODE), in cpu_init()
572 PLC (PSR_F_BIT | PSR_I_BIT | ABT_MODE), in cpu_init()
574 PLC (PSR_F_BIT | PSR_I_BIT | UND_MODE), in cpu_init()
576 PLC (PSR_F_BIT | PSR_I_BIT | FIQ_MODE), in cpu_init()
578 PLC (PSR_F_BIT | PSR_I_BIT | SVC_MODE) in cpu_init()
|
| /Linux-v5.4/arch/arm/include/asm/ |
| D | ptrace.h | 49 (!((regs)->ARM_cpsr & PSR_I_BIT))
67 if ((regs->ARM_cpsr & PSR_I_BIT) == 0) { in valid_user_regs()
|
| D | assembler.h | 102 msr cpsr_c, #PSR_I_BIT | SVC_MODE
182 tst \oldcpsr, #PSR_I_BIT
349 orr \reg , \reg , #PSR_I_BIT | PSR_F_BIT | SVC_MODE
364 setmode PSR_F_BIT | PSR_I_BIT | SVC_MODE, \reg
|
| D | irqflags.h | 19 #define IRQMASK_I_BIT PSR_I_BIT
|
| D | efi.h | 36 (PSR_J_BIT | PSR_E_BIT | PSR_A_BIT | PSR_I_BIT | PSR_F_BIT | \
|
| /Linux-v5.4/arch/arm/mach-s3c24xx/ |
| D | sleep.S | 43 mov r0, #PSR_I_BIT | PSR_F_BIT | SVC_MODE
|
| /Linux-v5.4/arch/arm/kvm/ |
| D | reset.c | 26 .usr_regs.ARM_cpsr = SVC_MODE | PSR_A_BIT | PSR_I_BIT | PSR_F_BIT,
|
| /Linux-v5.4/arch/arm/mach-rockchip/ |
| D | sleep.S | 20 setmode PSR_I_BIT | PSR_F_BIT | SVC_MODE, r1 @ set svc, irqs off
|
| /Linux-v5.4/arch/arm/mach-s3c64xx/ |
| D | sleep.S | 40 msr cpsr_c, #PSR_I_BIT | PSR_F_BIT | SVC_MODE
|
| /Linux-v5.4/arch/unicore32/include/uapi/asm/ |
| D | ptrace.h | 30 #define PSR_I_BIT 0x00000080 macro
|
| /Linux-v5.4/arch/arm/mach-ep93xx/ |
| D | crunch-bits.S | 210 orr r2, ip, #PSR_I_BIT @ disable interrupts
256 orr r2, ip, #PSR_I_BIT @ disable interrupts
289 orr r2, ip, #PSR_I_BIT @ disable interrupts
|
| /Linux-v5.4/arch/arm/include/uapi/asm/ |
| D | ptrace.h | 79 #define PSR_I_BIT 0x00000080 /* >= V4, but not V7M */ macro
|
| /Linux-v5.4/arch/arm64/kernel/ |
| D | process.c | 83 write_sysreg(daif_bits | PSR_I_BIT, daif); in __cpu_do_idle_irqprio()
238 pstate & PSR_I_BIT ? 'I' : 'i', in print_pstate()
|
| /Linux-v5.4/arch/arm/mm/ |
| D | proc-feroceon.S | 250 orr r3, r2, #PSR_I_BIT
296 orr r3, r2, #PSR_I_BIT
328 orr r3, r2, #PSR_I_BIT
359 orr r3, r2, #PSR_I_BIT
|
| /Linux-v5.4/arch/arm64/kvm/ |
| D | inject_fault.c | 18 PSR_I_BIT | PSR_D_BIT)
|
| D | hyp-init.S | 128 mov x0, #(PSR_F_BIT | PSR_I_BIT | PSR_A_BIT | PSR_D_BIT | PSR_MODE_EL2h)
|
