Home
last modified time | relevance | path

Searched refs:OD8_SETTING_GFXCLK_FREQ1 (Results 1 – 4 of 4) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/powerplay/
Dvega20_ppt.h142 OD8_SETTING_GFXCLK_FREQ1, enumerator
Dvega20_ppt.c1106 if (od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ1].feature_id && in vega20_print_clk_levels()
1149 if (od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ1].feature_id && in vega20_print_clk_levels()
1156 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ1].min_value, in vega20_print_clk_levels()
1157 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ1].max_value); in vega20_print_clk_levels()
1548 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ1].feature_id = in vega20_set_default_od8_setttings()
1564 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ1].default_value = in vega20_set_default_od8_setttings()
2453 case OD8_SETTING_GFXCLK_FREQ1: in vega20_update_specified_od8_value()
2723 if (!(od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ1].feature_id && in vega20_odn_edit_dpm_table()
2751 od8_id = OD8_SETTING_GFXCLK_FREQ1 + 2 * input_index; in vega20_odn_edit_dpm_table()
/Linux-v5.4/drivers/gpu/drm/amd/powerplay/hwmgr/
Dvega20_hwmgr.c1121 od_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ1].feature_id = in vega20_od8_set_feature_id()
1134 od_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ1].feature_id = in vega20_od8_set_feature_id()
1245 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ1].default_value = in vega20_od8_initialize_default_settings()
1280 od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ1].default_value = in vega20_od8_initialize_default_settings()
1389 case OD8_SETTING_GFXCLK_FREQ1: in vega20_od8_set_settings()
3007 if (!(od8_settings[OD8_SETTING_GFXCLK_FREQ1].feature_id && in vega20_odn_edit_dpm_table()
3035 od8_id = OD8_SETTING_GFXCLK_FREQ1 + 2 * input_index; in vega20_odn_edit_dpm_table()
3408 if (od8_settings[OD8_SETTING_GFXCLK_FREQ1].feature_id && in vega20_print_clock_levels()
3444 if (od8_settings[OD8_SETTING_GFXCLK_FREQ1].feature_id && in vega20_print_clock_levels()
3451 od8_settings[OD8_SETTING_GFXCLK_FREQ1].min_value, in vega20_print_clock_levels()
[all …]
Dvega20_hwmgr.h406 OD8_SETTING_GFXCLK_FREQ1, enumerator