Searched refs:MP0_BASE (Results 1 – 13 of 13) sorted by relevance
| /Linux-v5.4/drivers/gpu/drm/amd/amdgpu/ |
| D | navi10_reg_init.c | 40 adev->reg_offset[MP0_HWIP][i] = (uint32_t *)(&(MP0_BASE.instance[i])); in navi10_reg_base_init()
|
| D | navi12_reg_init.c | 40 adev->reg_offset[MP0_HWIP][i] = (uint32_t *)(&(MP0_BASE.instance[i])); in navi12_reg_base_init()
|
| D | navi14_reg_init.c | 40 adev->reg_offset[MP0_HWIP][i] = (uint32_t *)(&(MP0_BASE.instance[i])); in navi14_reg_base_init()
|
| D | arct_reg_init.c | 40 adev->reg_offset[MP0_HWIP][i] = (uint32_t *)(&(MP0_BASE.instance[i])); in arct_reg_base_init()
|
| D | vega10_reg_init.c | 40 adev->reg_offset[MP0_HWIP][i] = (uint32_t *)(&(MP0_BASE.instance[i])); in vega10_reg_base_init()
|
| D | vega20_reg_init.c | 40 adev->reg_offset[MP0_HWIP][i] = (uint32_t *)(&(MP0_BASE.instance[i])); in vega20_reg_base_init()
|
| /Linux-v5.4/drivers/gpu/drm/amd/include/ |
| D | navi10_ip_offset.h | 85 static const struct IP_BASE MP0_BASE ={ { { { 0x00016000, 0, 0, 0, 0, 0 } }, variable
|
| D | navi12_ip_offset.h | 116 static const struct IP_BASE MP0_BASE ={ { { { 0x00016000, 0x00DC0000, 0x00E00000, 0x00E40000, 0x024… variable
|
| D | navi14_ip_offset.h | 116 static const struct IP_BASE MP0_BASE ={ { { { 0x00016000, 0x00DC0000, 0x00E00000, 0x00E40000, 0x024… variable
|
| D | vega20_ip_offset.h | 87 static const struct IP_BASE MP0_BASE ={ { { { 0x00016000, 0, 0, 0, 0, 0 } }, variable
|
| D | vega10_ip_offset.h | 58 static const struct IP_BASE MP0_BASE = { { { { 0x00016000, 0, 0, 0, 0 } }, variable
|
| D | renoir_ip_offset.h | 151 static const struct IP_BASE MP0_BASE ={ { { { 0x00016000, 0x0243FC00, 0x00DC0000, 0x00E00000, 0x00E… variable
|
| D | arct_ip_offset.h | 95 static const struct IP_BASE MP0_BASE ={ { { { 0x00016000, 0, 0, 0, 0, 0 } }, variable
|
