Home
last modified time | relevance | path

Searched refs:MLXSW_CORE_RES_GET (Results 1 – 22 of 22) sorted by relevance

/Linux-v5.4/drivers/net/ethernet/mellanox/mlxsw/
Dspectrum_cnt.c39 pool_size = MLXSW_CORE_RES_GET(mlxsw_sp->core, COUNTER_POOL_SIZE); in mlxsw_sp_counter_pool_validate()
56 sub_pool->entry_size = MLXSW_CORE_RES_GET(mlxsw_sp->core, in mlxsw_sp_counter_sub_pools_prepare()
62 sub_pool->entry_size = MLXSW_CORE_RES_GET(mlxsw_sp->core, in mlxsw_sp_counter_sub_pools_prepare()
91 pool->pool_size = MLXSW_CORE_RES_GET(mlxsw_sp->core, COUNTER_POOL_SIZE); in mlxsw_sp_counter_pool_init()
Dspectrum_dpipe.c212 rif_count = MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_RIFS); in mlxsw_sp_dpipe_table_erif_entries_dump()
261 for (i = 0; i < MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_RIFS); i++) { in mlxsw_sp_dpipe_table_erif_counters_update()
281 return MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_RIFS); in mlxsw_sp_dpipe_table_erif_size_get()
550 rif_count = MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_RIFS); in mlxsw_sp_dpipe_table_host_entries_get()
557 for (; i < MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_RIFS); i++) { in mlxsw_sp_dpipe_table_host_entries_get()
665 for (i = 0; i < MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_RIFS); i++) { in mlxsw_sp_dpipe_table_host_counters_update()
704 for (i = 0; i < MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_RIFS); i++) { in mlxsw_sp_dpipe_table_host_size_get()
Dspectrum1_kvdl.c393 kvdl_max_size = MLXSW_CORE_RES_GET(mlxsw_core, KVD_SIZE) - in mlxsw_sp1_kvdl_resources_register()
394 MLXSW_CORE_RES_GET(mlxsw_core, KVD_SINGLE_MIN_SIZE) - in mlxsw_sp1_kvdl_resources_register()
395 MLXSW_CORE_RES_GET(mlxsw_core, KVD_DOUBLE_MIN_SIZE); in mlxsw_sp1_kvdl_resources_register()
Dspectrum_acl_erp.c1503 size = MLXSW_CORE_RES_GET(mlxsw_sp->core, ACL_ERPT_ENTRIES_2KB); in mlxsw_sp_acl_erp_tables_sizes_query()
1506 size = MLXSW_CORE_RES_GET(mlxsw_sp->core, ACL_ERPT_ENTRIES_4KB); in mlxsw_sp_acl_erp_tables_sizes_query()
1509 size = MLXSW_CORE_RES_GET(mlxsw_sp->core, ACL_ERPT_ENTRIES_8KB); in mlxsw_sp_acl_erp_tables_sizes_query()
1512 size = MLXSW_CORE_RES_GET(mlxsw_sp->core, ACL_ERPT_ENTRIES_12KB); in mlxsw_sp_acl_erp_tables_sizes_query()
1527 erpt_bank_size = MLXSW_CORE_RES_GET(mlxsw_sp->core, in mlxsw_sp_acl_erp_tables_init()
1529 erp_core->num_erp_banks = MLXSW_CORE_RES_GET(mlxsw_sp->core, in mlxsw_sp_acl_erp_tables_init()
Dspectrum_acl_flex_actions.c190 mlxsw_sp->afa = mlxsw_afa_create(MLXSW_CORE_RES_GET(mlxsw_sp->core, in mlxsw_sp_afa_init()
Dspectrum_acl_bloom_filter.c253 bf_bank_size = 1 << MLXSW_CORE_RES_GET(mlxsw_sp->core, ACL_MAX_BF_LOG); in mlxsw_sp_acl_bf_init()
Dspectrum.c4061 local_ports_in_1x = MLXSW_CORE_RES_GET(mlxsw_core, LOCAL_PORTS_IN_1X); in mlxsw_sp_port_split()
4062 local_ports_in_2x = MLXSW_CORE_RES_GET(mlxsw_core, LOCAL_PORTS_IN_2X); in mlxsw_sp_port_split()
4139 local_ports_in_1x = MLXSW_CORE_RES_GET(mlxsw_core, LOCAL_PORTS_IN_1X); in mlxsw_sp_port_unsplit()
4140 local_ports_in_2x = MLXSW_CORE_RES_GET(mlxsw_core, LOCAL_PORTS_IN_2X); in mlxsw_sp_port_unsplit()
4442 max_cpu_policers = MLXSW_CORE_RES_GET(mlxsw_core, MAX_CPU_POLICERS); in mlxsw_sp_cpu_policers_set()
4513 max_trap_groups = MLXSW_CORE_RES_GET(mlxsw_core, MAX_TRAP_GROUPS); in mlxsw_sp_trap_groups_set()
4514 max_cpu_policers = MLXSW_CORE_RES_GET(mlxsw_core, MAX_CPU_POLICERS); in mlxsw_sp_trap_groups_set()
4680 mlxsw_sp->lags = kcalloc(MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_LAG), in mlxsw_sp_lag_init()
5053 u32 single_size_min = MLXSW_CORE_RES_GET(mlxsw_core, in mlxsw_sp_resource_size_params_prepare()
5055 u32 double_size_min = MLXSW_CORE_RES_GET(mlxsw_core, in mlxsw_sp_resource_size_params_prepare()
[all …]
Dspectrum_acl_tcam.c47 max_tcam_regions = MLXSW_CORE_RES_GET(mlxsw_sp->core, in mlxsw_sp_acl_tcam_init()
49 max_regions = MLXSW_CORE_RES_GET(mlxsw_sp->core, ACL_MAX_REGIONS); in mlxsw_sp_acl_tcam_init()
61 max_groups = MLXSW_CORE_RES_GET(mlxsw_sp->core, ACL_MAX_GROUPS); in mlxsw_sp_acl_tcam_init()
69 tcam->max_group_size = MLXSW_CORE_RES_GET(mlxsw_sp->core, in mlxsw_sp_acl_tcam_init()
111 max_priority = MLXSW_CORE_RES_GET(mlxsw_sp->core, KVD_SIZE) - 1; in mlxsw_sp_acl_tcam_priority_get()
Dspectrum_acl_ctcam.c129 max_tcam_rules = MLXSW_CORE_RES_GET(mlxsw_sp->core, ACL_MAX_TCAM_RULES); in mlxsw_sp_acl_ctcam_region_parman_resize()
Dspectrum_acl_atcam.c129 max_lkey_id = MLXSW_CORE_RES_GET(mlxsw_sp->core, ACL_MAX_LARGE_KEY_ID); in mlxsw_sp_acl_atcam_region_12kb_init()
284 max_regions = MLXSW_CORE_RES_GET(mlxsw_sp->core, ACL_MAX_REGIONS); in mlxsw_sp_acl_atcam_region_associate()
Dspectrum_buffers.c916 mlxsw_sp->sb->cell_size = MLXSW_CORE_RES_GET(mlxsw_sp->core, CELL_SIZE); in mlxsw_sp_buffers_init()
917 mlxsw_sp->sb->sb_size = MLXSW_CORE_RES_GET(mlxsw_sp->core, in mlxsw_sp_buffers_init()
919 max_headroom_size = MLXSW_CORE_RES_GET(mlxsw_sp->core, in mlxsw_sp_buffers_init()
1016 if (size > MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_BUFFER_SIZE)) { in mlxsw_sp_sb_pool_set()
Dcore.c94 mlxsw_core->max_ports = MLXSW_CORE_RES_GET(mlxsw_core, in mlxsw_ports_init()
1149 MLXSW_CORE_RES_GET(mlxsw_core, MAX_LAG) * in __mlxsw_core_bus_device_register()
1150 MLXSW_CORE_RES_GET(mlxsw_core, MAX_LAG_MEMBERS); in __mlxsw_core_bus_device_register()
1819 return MLXSW_CORE_RES_GET(mlxsw_core, MAX_LAG_MEMBERS) * lag_id + in mlxsw_core_lag_mapping_index()
1848 for (i = 0; i < MLXSW_CORE_RES_GET(mlxsw_core, MAX_LAG_MEMBERS); i++) { in mlxsw_core_lag_mapping_clear()
Dspectrum1_mr_tcam.c206 max_tcam_rules = MLXSW_CORE_RES_GET(mlxsw_sp->core, ACL_MAX_TCAM_RULES); in mlxsw_sp1_mr_tcam_region_parman_resize()
Dspectrum_nve.c982 max = MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_NVE_MC_ENTRIES_IPV4); in mlxsw_sp_nve_resources_query()
984 max = MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_NVE_MC_ENTRIES_IPV6); in mlxsw_sp_nve_resources_query()
Dspectrum_router.c637 max_trees = MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_LPM_TREES); in mlxsw_sp_lpm_init()
701 for (i = 0; i < MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_VRS); i++) { in mlxsw_sp_vr_find_unused()
747 for (i = 0; i < MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_VRS); i++) { in mlxsw_sp_vr_find()
913 for (i = 0; i < MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_VRS); i++) { in mlxsw_sp_vrs_lpm_tree_replace()
951 max_vrs = MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_VRS); in mlxsw_sp_vrs_init()
5678 for (i = 0; i < MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_VRS); i++) { in __mlxsw_sp_router_set_abort_trap()
5877 for (i = 0; i < MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_VRS); i++) { in mlxsw_sp_router_fib_flush()
6324 for (i = 0; i < MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_RIFS); i++) in mlxsw_sp_rif_find_by_dev()
6420 for (i = 0; i < MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_RIFS); i++) { in mlxsw_sp_rif_index_alloc()
6981 for (i = 0; i < MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_RIFS); i++) { in mlxsw_sp_router_port_check_rif_addr()
[all …]
Dcore.h350 #define MLXSW_CORE_RES_GET(mlxsw_core, short_res_id) \ macro
Dpci.c1451 MLXSW_CORE_RES_GET(mlxsw_core, CQE_V2)) in mlxsw_pci_init()
1454 MLXSW_CORE_RES_GET(mlxsw_core, CQE_V1)) in mlxsw_pci_init()
1457 MLXSW_CORE_RES_GET(mlxsw_core, CQE_V0)) || in mlxsw_pci_init()
Dspectrum_mr_tcam.c36 int erif_list_entries = MLXSW_CORE_RES_GET(mlxsw_sp->core, in mlxsw_sp_mr_erif_sublist_full()
Dspectrum_qdisc.c308 if (p->max > MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_BUFFER_SIZE)) { in mlxsw_sp_qdisc_red_check_params()
Dspectrum_acl.c862 acl->afk = mlxsw_afk_create(MLXSW_CORE_RES_GET(mlxsw_sp->core, in mlxsw_sp_acl_init()
Dspectrum_span.c24 mlxsw_sp->span.entries_count = MLXSW_CORE_RES_GET(mlxsw_sp->core, in mlxsw_sp_span_init()
Dspectrum_switchdev.c1478 max_lag_members = MLXSW_CORE_RES_GET(mlxsw_sp->core, in mlxsw_sp_bridge_port_get_ports_bitmap()
1931 max_lag_members = MLXSW_CORE_RES_GET(mlxsw_sp->core, in mlxsw_sp_lag_rep_port()