| /Linux-v5.4/drivers/pinctrl/sh-pfc/ |
| D | pfc-r8a77970.c | 40 #define GPSR0_16 F_(DU_DB6, IP2_3_0)
169 #define IP2_3_0 FM(DU_DB6) F_(0, 0) F_(0, 0) FM(A16) FM(FXR_TXENB_N) F_(0, 0) F_(0, 0) F_(0, … macro
259 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
451 PINMUX_IPSR_GPSR(IP2_3_0, DU_DB6),
452 PINMUX_IPSR_GPSR(IP2_3_0, A16),
453 PINMUX_IPSR_GPSR(IP2_3_0, FXR_TXENB_N),
2292 IP2_3_0 ))
|
| D | pfc-r8a77980.c | 41 #define GPSR0_16 F_(DU_DB6, IP2_3_0)
202 #define IP2_3_0 FM(DU_DB6) FM(MSIOF3_RXD) F_(0, 0) FM(A16) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0… macro
310 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
531 PINMUX_IPSR_GPSR(IP2_3_0, DU_DB6),
532 PINMUX_IPSR_GPSR(IP2_3_0, MSIOF3_RXD),
533 PINMUX_IPSR_GPSR(IP2_3_0, A16),
2714 IP2_3_0 ))
|
| D | pfc-r8a77995.c | 68 #define GPSR1_9 F_(DU_DG1, IP2_3_0)
215 #define IP2_3_0 FM(DU_DG1) FM(LCDOUT9) FM(MSIOF3_SYNC_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_… macro
349 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
587 PINMUX_IPSR_GPSR(IP2_3_0, DU_DG1),
588 PINMUX_IPSR_GPSR(IP2_3_0, LCDOUT9),
589 PINMUX_IPSR_MSEL(IP2_3_0, MSIOF3_SYNC_B, SEL_MSIOF3_1),
2649 IP2_3_0 ))
|
| D | pfc-r8a7779.c | 729 PINMUX_IPSR_MSEL(IP2_3_0, HRX0, SEL_HSCIF0_0),
730 PINMUX_IPSR_MSEL(IP2_3_0, RX1, SEL_SCIF1_0),
731 PINMUX_IPSR_GPSR(IP2_3_0, SCKZ),
732 PINMUX_IPSR_MSEL(IP2_3_0, RTS0_C_TANS_C, SEL_SCIF0_2),
733 PINMUX_IPSR_GPSR(IP2_3_0, SUB_TDI),
734 PINMUX_IPSR_GPSR(IP2_3_0, CC5_STATE3),
735 PINMUX_IPSR_GPSR(IP2_3_0, CC5_STATE11),
736 PINMUX_IPSR_GPSR(IP2_3_0, CC5_STATE19),
737 PINMUX_IPSR_GPSR(IP2_3_0, CC5_STATE27),
738 PINMUX_IPSR_GPSR(IP2_3_0, CC5_STATE35),
|
| D | pfc-r8a7795-es1.c | 126 #define GPSR1_1 F_(A1, IP2_3_0)
270 #define IP2_3_0 FM(A1) FM(LCDOUT17) FM(MSIOF3_TXD_B) F_(0, 0) FM(VI4_DATA9) F_(0, 0) FM(DU_DB1… macro
436 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
737 PINMUX_IPSR_GPSR(IP2_3_0, A1),
738 PINMUX_IPSR_GPSR(IP2_3_0, LCDOUT17),
739 PINMUX_IPSR_MSEL(IP2_3_0, MSIOF3_TXD_B, SEL_MSIOF3_1),
740 PINMUX_IPSR_GPSR(IP2_3_0, VI4_DATA9),
741 PINMUX_IPSR_GPSR(IP2_3_0, DU_DB1),
742 PINMUX_IPSR_MSEL(IP2_3_0, PWM4_A, SEL_PWM4_0),
5057 IP2_3_0 ))
|
| D | pfc-r8a7796.c | 131 #define GPSR1_1 F_(A1, IP2_3_0)
275 #define IP2_3_0 FM(A1) FM(LCDOUT17) FM(MSIOF3_TXD_B) F_(0, 0) FM(VI4_DATA9) F_(0, 0) FM(DU_DB1… macro
450 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
747 PINMUX_IPSR_GPSR(IP2_3_0, A1),
748 PINMUX_IPSR_GPSR(IP2_3_0, LCDOUT17),
749 PINMUX_IPSR_MSEL(IP2_3_0, MSIOF3_TXD_B, SEL_MSIOF3_1),
750 PINMUX_IPSR_GPSR(IP2_3_0, VI4_DATA9),
751 PINMUX_IPSR_GPSR(IP2_3_0, DU_DB1),
752 PINMUX_IPSR_MSEL(IP2_3_0, PWM4_A, SEL_PWM4_0),
5370 IP2_3_0 ))
|
| D | pfc-r8a77965.c | 132 #define GPSR1_1 F_(A1, IP2_3_0)
276 #define IP2_3_0 FM(A1) FM(LCDOUT17) FM(MSIOF3_TXD_B) F_(0, 0) FM(VI4_DATA9) F_(0, 0) FM(DU_DB1… macro
451 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
750 PINMUX_IPSR_GPSR(IP2_3_0, A1),
751 PINMUX_IPSR_GPSR(IP2_3_0, LCDOUT17),
752 PINMUX_IPSR_MSEL(IP2_3_0, MSIOF3_TXD_B, SEL_MSIOF3_1),
753 PINMUX_IPSR_GPSR(IP2_3_0, VI4_DATA9),
754 PINMUX_IPSR_GPSR(IP2_3_0, DU_DB1),
755 PINMUX_IPSR_MSEL(IP2_3_0, PWM4_A, SEL_PWM4_0),
5610 IP2_3_0 ))
|
| D | pfc-r8a7795.c | 127 #define GPSR1_1 F_(A1, IP2_3_0)
271 #define IP2_3_0 FM(A1) FM(LCDOUT17) FM(MSIOF3_TXD_B) F_(0, 0) FM(VI4_DATA9) F_(0, 0) FM(DU_DB1… macro
446 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
744 PINMUX_IPSR_GPSR(IP2_3_0, A1),
745 PINMUX_IPSR_GPSR(IP2_3_0, LCDOUT17),
746 PINMUX_IPSR_MSEL(IP2_3_0, MSIOF3_TXD_B, SEL_MSIOF3_1),
747 PINMUX_IPSR_GPSR(IP2_3_0, VI4_DATA9),
748 PINMUX_IPSR_GPSR(IP2_3_0, DU_DB1),
749 PINMUX_IPSR_MSEL(IP2_3_0, PWM4_A, SEL_PWM4_0),
5402 IP2_3_0 ))
|
| D | pfc-r8a77470.c | 605 PINMUX_IPSR_GPSR(IP2_3_0, D6),
606 PINMUX_IPSR_GPSR(IP2_3_0, HTX2),
607 PINMUX_IPSR_MSEL(IP2_3_0, SDA1_B, SEL_I2C01_1),
608 PINMUX_IPSR_GPSR(IP2_3_0, PWM4_C),
|
| D | pfc-r8a77990.c | 118 #define GPSR2_20 F_(AVB_TXCREFCLK, IP2_3_0)
230 #define IP2_3_0 FM(AVB_TXCREFCLK) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, … macro
386 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
614 PINMUX_IPSR_GPSR(IP2_3_0, AVB_TXCREFCLK),
4793 IP2_3_0 ))
|
