| /Linux-v5.4/Documentation/devicetree/bindings/media/ |
| D | rockchip-rga.txt | 28 clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA_CORE>;
|
| /Linux-v5.4/include/dt-bindings/clock/ |
| D | rk3188-cru-common.h | 126 #define HCLK_RGA 466 macro
|
| D | rk3128-cru.h | 137 #define HCLK_RGA 467 macro
|
| D | rk3228-cru.h | 136 #define HCLK_RGA 467 macro
|
| D | rv1108-cru.h | 154 #define HCLK_RGA 335 macro
|
| D | px30-cru.h | 127 #define HCLK_RGA 253 macro
|
| D | rk3368-cru.h | 172 #define HCLK_RGA 470 macro
|
| D | rk3288-cru.h | 188 #define HCLK_RGA 470 macro
|
| D | rk3328-cru.h | 201 #define HCLK_RGA 340 macro
|
| D | rk3399-cru.h | 325 #define HCLK_RGA 485 macro
|
| /Linux-v5.4/drivers/clk/rockchip/ |
| D | clk-rk3128.c | 473 GATE(HCLK_RGA, "hclk_rga", "hclk_vio", 0, RK2928_CLKGATE_CON(6), 10, GFLAGS),
|
| D | clk-rk3228.c | 551 GATE(HCLK_RGA, "hclk_rga", "hclk_vio_pre", 0, RK2928_CLKGATE_CON(13), 1, GFLAGS),
|
| D | clk-rv1108.c | 454 GATE(HCLK_RGA, "hclk_rga", "hclk_vio_pre", 0,
|
| D | clk-rk3188.c | 461 GATE(HCLK_RGA, "hclk_rga", "hclk_cpu", 0, RK2928_CLKGATE_CON(6), 10, GFLAGS),
|
| D | clk-rk3328.c | 717 GATE(HCLK_RGA, "hclk_rga", "hclk_vio_pre", 0, RK3328_CLKGATE_CON(21), 11, GFLAGS),
|
| D | clk-rk3368.c | 741 GATE(HCLK_RGA, "hclk_rga", "hclk_vio", 0, RK3368_CLKGATE_CON(16), 1, GFLAGS),
|
| D | clk-rk3288.c | 780 GATE(HCLK_RGA, "hclk_rga", "hclk_vio", 0, RK3288_CLKGATE_CON(15), 1, GFLAGS),
|
| D | clk-px30.c | 785 GATE(HCLK_RGA, "hclk_rga", "hclk_vo_pre", 0, PX30_CLKGATE_CON(3), 8, GFLAGS),
|
| D | clk-rk3399.c | 803 GATE(HCLK_RGA, "hclk_rga", "hclk_rga_pre", 0,
|
| /Linux-v5.4/arch/arm/boot/dts/ |
| D | rk3066a.dtsi | 782 <&cru HCLK_RGA>;
|
| D | rk3188.dtsi | 718 <&cru HCLK_RGA>;
|
| D | rk3288.dtsi | 786 <&cru HCLK_RGA>,
1017 clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA>;
|
| /Linux-v5.4/arch/arm64/boot/dts/rockchip/ |
| D | rk3399.dtsi | 1005 <&cru HCLK_RGA>;
1298 clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA_CORE>;
|
| D | px30.dtsi | 264 <&cru HCLK_RGA>,
|
