Searched refs:GEN8_RING_PDP_UDW (Results 1 – 4 of 4) sorted by relevance
/Linux-v5.4/drivers/gpu/drm/i915/gt/ |
D | intel_lrc.c | 847 regs[CTX_PDP3_UDW] = i915_mmio_reg_offset(GEN8_RING_PDP_UDW(base, 3)); in virtual_update_register_offsets() 849 regs[CTX_PDP2_UDW] = i915_mmio_reg_offset(GEN8_RING_PDP_UDW(base, 2)); in virtual_update_register_offsets() 851 regs[CTX_PDP1_UDW] = i915_mmio_reg_offset(GEN8_RING_PDP_UDW(base, 1)); in virtual_update_register_offsets() 853 regs[CTX_PDP0_UDW] = i915_mmio_reg_offset(GEN8_RING_PDP_UDW(base, 0)); in virtual_update_register_offsets() 1936 *cs++ = i915_mmio_reg_offset(GEN8_RING_PDP_UDW(base, i)); in emit_pdps() 3249 CTX_REG(regs, CTX_PDP3_UDW, GEN8_RING_PDP_UDW(base, 3), 0); in execlists_init_reg_state() 3251 CTX_REG(regs, CTX_PDP2_UDW, GEN8_RING_PDP_UDW(base, 2), 0); in execlists_init_reg_state() 3253 CTX_REG(regs, CTX_PDP1_UDW, GEN8_RING_PDP_UDW(base, 1), 0); in execlists_init_reg_state() 3255 CTX_REG(regs, CTX_PDP0_UDW, GEN8_RING_PDP_UDW(base, 0), 0); in execlists_init_reg_state()
|
/Linux-v5.4/drivers/gpu/drm/i915/gem/ |
D | i915_gem_context.c | 1002 *cs++ = i915_mmio_reg_offset(GEN8_RING_PDP_UDW(base, 0)); in emit_ppgtt_update() 1020 *cs++ = i915_mmio_reg_offset(GEN8_RING_PDP_UDW(base, i)); in emit_ppgtt_update()
|
/Linux-v5.4/drivers/gpu/drm/i915/ |
D | i915_gpu_error.c | 1160 I915_READ(GEN8_RING_PDP_UDW(base, i)); in error_record_engine_registers()
|
D | i915_reg.h | 421 #define GEN8_RING_PDP_UDW(base, n) _MMIO((base) + 0x270 + (n) * 8 + 4) macro
|