Home
last modified time | relevance | path

Searched refs:GEN8_GT_IIR (Results 1 – 6 of 6) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/i915/gt/
Dintel_gt_irq.c293 gt_iir[0] = raw_reg_read(regs, GEN8_GT_IIR(0)); in gen8_gt_irq_ack()
295 raw_reg_write(regs, GEN8_GT_IIR(0), gt_iir[0]); in gen8_gt_irq_ack()
299 gt_iir[1] = raw_reg_read(regs, GEN8_GT_IIR(1)); in gen8_gt_irq_ack()
301 raw_reg_write(regs, GEN8_GT_IIR(1), gt_iir[1]); in gen8_gt_irq_ack()
305 gt_iir[2] = raw_reg_read(regs, GEN8_GT_IIR(2)); in gen8_gt_irq_ack()
307 raw_reg_write(regs, GEN8_GT_IIR(2), gt_iir[2]); in gen8_gt_irq_ack()
311 gt_iir[3] = raw_reg_read(regs, GEN8_GT_IIR(3)); in gen8_gt_irq_ack()
313 raw_reg_write(regs, GEN8_GT_IIR(3), gt_iir[3]); in gen8_gt_irq_ack()
Dintel_gt_pm_irq.c65 i915_reg_t reg = INTEL_GEN(gt->i915) >= 8 ? GEN8_GT_IIR(2) : GEN6_PMIIR; in gen6_gt_pm_reset_iir()
/Linux-v5.4/drivers/gpu/drm/i915/gvt/
Dhandlers.c2681 MMIO_DH(GEN8_GT_IIR(0), D_BDW_PLUS, NULL, intel_vgpu_reg_iir_handler); in init_broadwell_mmio_info()
2686 MMIO_DH(GEN8_GT_IIR(1), D_BDW_PLUS, NULL, intel_vgpu_reg_iir_handler); in init_broadwell_mmio_info()
2691 MMIO_DH(GEN8_GT_IIR(2), D_BDW_PLUS, NULL, intel_vgpu_reg_iir_handler); in init_broadwell_mmio_info()
2696 MMIO_DH(GEN8_GT_IIR(3), D_BDW_PLUS, NULL, intel_vgpu_reg_iir_handler); in init_broadwell_mmio_info()
/Linux-v5.4/drivers/gpu/drm/i915/
Di915_debugfs.c483 i, I915_READ(GEN8_GT_IIR(i))); in i915_interrupt_info()
523 i, I915_READ(GEN8_GT_IIR(i))); in i915_interrupt_info()
892 pm_iir = I915_READ(GEN8_GT_IIR(2)); in i915_frequency_info()
Di915_irq.c334 return INTEL_GEN(dev_priv) >= 8 ? GEN8_GT_IIR(2) : GEN6_PMIIR; in gen6_pm_iir()
Di915_reg.h7309 #define GEN8_GT_IIR(which) _MMIO(0x44308 + (0x10 * (which))) macro