Home
last modified time | relevance | path

Searched refs:FLD_VAL (Results 1 – 14 of 14) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/bridge/
Dtc358764.c28 #define FLD_VAL(val, start, end) (((val) << (end)) & FLD_MASK(start, end)) macro
48 #define VP_CTRL_MSF(v) FLD_VAL(v, 0, 0) /* Magic square in RGB666 */
49 #define VP_CTRL_VTGEN(v) FLD_VAL(v, 4, 4) /* Use chip clock for timing */
50 #define VP_CTRL_EVTMODE(v) FLD_VAL(v, 5, 5) /* Event mode */
51 #define VP_CTRL_RGB888(v) FLD_VAL(v, 8, 8) /* RGB888 mode */
52 #define VP_CTRL_VSDELAY(v) FLD_VAL(v, 31, 20) /* VSYNC delay */
57 #define VP_HTIM1_HBP(v) FLD_VAL(v, 24, 16)
58 #define VP_HTIM1_HSYNC(v) FLD_VAL(v, 8, 0)
60 #define VP_HTIM2_HFP(v) FLD_VAL(v, 24, 16)
61 #define VP_HTIM2_HACT(v) FLD_VAL(v, 10, 0)
[all …]
/Linux-v5.4/drivers/gpu/drm/gma500/
Dtc35876x-dsi-lvds.c41 #define FLD_VAL(val, start, end) (((val) << (end)) & FLD_MASK(start, end)) macro
213 (FLD_VAL(lvmx03, 29, 24) | FLD_VAL(lvmx02, 20, 16) | \
214 FLD_VAL(lvmx01, 12, 8) | FLD_VAL(lvmx00, 4, 0))
365 tc35876x_regw(i2c, PPI_TX_RX_TA, FLD_VAL(txtagocnt, 26, 16) | in tc35876x_configure_lvds_bridge()
366 FLD_VAL(txtasurecnt, 10, 0)); in tc35876x_configure_lvds_bridge()
367 tc35876x_regw(i2c, PPI_LPTXTIMECNT, FLD_VAL(ppi_lptxtimecnt, 10, 0)); in tc35876x_configure_lvds_bridge()
369 tc35876x_regw(i2c, PPI_D0S_CLRSIPOCOUNT, FLD_VAL(1, 5, 0)); in tc35876x_configure_lvds_bridge()
370 tc35876x_regw(i2c, PPI_D1S_CLRSIPOCOUNT, FLD_VAL(1, 5, 0)); in tc35876x_configure_lvds_bridge()
371 tc35876x_regw(i2c, PPI_D2S_CLRSIPOCOUNT, FLD_VAL(1, 5, 0)); in tc35876x_configure_lvds_bridge()
372 tc35876x_regw(i2c, PPI_D3S_CLRSIPOCOUNT, FLD_VAL(1, 5, 0)); in tc35876x_configure_lvds_bridge()
[all …]
Dmdfld_dsi_pkg_sender.c235 val = FLD_VAL(param, 23, 16) | FLD_VAL(cmd, 15, 8) | in send_short_pkg()
236 FLD_VAL(virtual_channel, 7, 6) | FLD_VAL(data_type, 5, 0); in send_short_pkg()
299 val = FLD_VAL(len, 23, 8) | FLD_VAL(virtual_channel, 7, 6) | in send_long_pkg()
300 FLD_VAL(data_type, 5, 0); in send_long_pkg()
Dmdfld_dsi_output.h45 #define FLD_VAL(val, start, end) (((val) << (end)) & FLD_MASK(start, end)) macro
48 (((orig) & ~FLD_MASK(start, end)) | FLD_VAL(val, start, end))
/Linux-v5.4/drivers/video/fbdev/omap2/omapfb/dss/
Dhdmi_wp.c139 l |= FLD_VAL(video_fmt->y_res, 31, 16); in hdmi_wp_video_config_format()
140 l |= FLD_VAL(video_fmt->x_res, 15, 0); in hdmi_wp_video_config_format()
170 timing_h |= FLD_VAL(timings->hbp, 31, 20); in hdmi_wp_video_config_timing()
171 timing_h |= FLD_VAL(timings->hfp, 19, 8); in hdmi_wp_video_config_timing()
172 timing_h |= FLD_VAL(timings->hsw, 7, 0); in hdmi_wp_video_config_timing()
175 timing_v |= FLD_VAL(timings->vbp, 31, 20); in hdmi_wp_video_config_timing()
176 timing_v |= FLD_VAL(timings->vfp, 19, 8); in hdmi_wp_video_config_timing()
177 timing_v |= FLD_VAL(timings->vsw, 7, 0); in hdmi_wp_video_config_timing()
Ddispc.c656 h = FLD_VAL(h_coef[i].hc0_vc00, 7, 0) in dispc_ovl_set_scale_coef()
657 | FLD_VAL(h_coef[i].hc1_vc0, 15, 8) in dispc_ovl_set_scale_coef()
658 | FLD_VAL(h_coef[i].hc2_vc1, 23, 16) in dispc_ovl_set_scale_coef()
659 | FLD_VAL(h_coef[i].hc3_vc2, 31, 24); in dispc_ovl_set_scale_coef()
660 hv = FLD_VAL(h_coef[i].hc4_vc22, 7, 0) in dispc_ovl_set_scale_coef()
661 | FLD_VAL(v_coef[i].hc1_vc0, 15, 8) in dispc_ovl_set_scale_coef()
662 | FLD_VAL(v_coef[i].hc2_vc1, 23, 16) in dispc_ovl_set_scale_coef()
663 | FLD_VAL(v_coef[i].hc3_vc2, 31, 24); in dispc_ovl_set_scale_coef()
678 v = FLD_VAL(v_coef[i].hc0_vc00, 7, 0) in dispc_ovl_set_scale_coef()
679 | FLD_VAL(v_coef[i].hc4_vc22, 15, 8); in dispc_ovl_set_scale_coef()
[all …]
Ddss.h60 #define FLD_VAL(val, start, end) (((val) << (end)) & FLD_MASK(start, end)) macro
63 (((orig) & ~FLD_MASK(start, end)) | FLD_VAL(val, start, end))
Ddsi.c2211 v = FLD_VAL(add, 2, 0) | FLD_VAL(size, 7, 4); in dsi_config_tx_fifo()
2244 v = FLD_VAL(add, 2, 0) | FLD_VAL(size, 7, 4); in dsi_config_rx_fifo()
2662 val = FLD_VAL(data_id, 7, 0) | FLD_VAL(len, 23, 8) | in dsi_vc_write_long_header()
2663 FLD_VAL(ecc, 31, 24); in dsi_vc_write_long_header()
3681 r = FLD_VAL(enter_hs_mode_lat, 31, 16) | in dsi_proto_timings()
3682 FLD_VAL(exit_hs_mode_lat, 15, 0); in dsi_proto_timings()
3936 l = FLD_VAL(total_len, 23, 0); /* TE_SIZE */ in dsi_update_screen_dispc()
/Linux-v5.4/drivers/gpu/drm/omapdrm/dss/
Dhdmi_wp.c138 l |= FLD_VAL(video_fmt->y_res, 31, 16); in hdmi_wp_video_config_format()
139 l |= FLD_VAL(video_fmt->x_res, 15, 0); in hdmi_wp_video_config_format()
181 timing_h |= FLD_VAL(vm->hback_porch, 31, 20); in hdmi_wp_video_config_timing()
182 timing_h |= FLD_VAL(vm->hfront_porch, 19, 8); in hdmi_wp_video_config_timing()
183 timing_h |= FLD_VAL(vm->hsync_len - hsync_len_offset, 7, 0); in hdmi_wp_video_config_timing()
186 timing_v |= FLD_VAL(vm->vback_porch, 31, 20); in hdmi_wp_video_config_timing()
187 timing_v |= FLD_VAL(vm->vfront_porch, 19, 8); in hdmi_wp_video_config_timing()
188 timing_v |= FLD_VAL(vm->vsync_len, 7, 0); in hdmi_wp_video_config_timing()
Ddispc.c829 h = FLD_VAL(h_coef[i].hc0_vc00, 7, 0) in dispc_ovl_set_scale_coef()
830 | FLD_VAL(h_coef[i].hc1_vc0, 15, 8) in dispc_ovl_set_scale_coef()
831 | FLD_VAL(h_coef[i].hc2_vc1, 23, 16) in dispc_ovl_set_scale_coef()
832 | FLD_VAL(h_coef[i].hc3_vc2, 31, 24); in dispc_ovl_set_scale_coef()
833 hv = FLD_VAL(h_coef[i].hc4_vc22, 7, 0) in dispc_ovl_set_scale_coef()
834 | FLD_VAL(v_coef[i].hc1_vc0, 15, 8) in dispc_ovl_set_scale_coef()
835 | FLD_VAL(v_coef[i].hc2_vc1, 23, 16) in dispc_ovl_set_scale_coef()
836 | FLD_VAL(v_coef[i].hc3_vc2, 31, 24); in dispc_ovl_set_scale_coef()
851 v = FLD_VAL(v_coef[i].hc0_vc00, 7, 0) in dispc_ovl_set_scale_coef()
852 | FLD_VAL(v_coef[i].hc4_vc22, 15, 8); in dispc_ovl_set_scale_coef()
[all …]
Ddss.h65 #define FLD_VAL(val, start, end) (((val) << (end)) & FLD_MASK(start, end)) macro
68 (((orig) & ~FLD_MASK(start, end)) | FLD_VAL(val, start, end))
Ddsi.c2162 v = FLD_VAL(add, 2, 0) | FLD_VAL(size, 7, 4); in dsi_config_tx_fifo()
2194 v = FLD_VAL(add, 2, 0) | FLD_VAL(size, 7, 4); in dsi_config_rx_fifo()
2599 val = FLD_VAL(data_id, 7, 0) | FLD_VAL(len, 23, 8) | in dsi_vc_write_long_header()
2600 FLD_VAL(ecc, 31, 24); in dsi_vc_write_long_header()
3605 r = FLD_VAL(enter_hs_mode_lat, 31, 16) | in dsi_proto_timings()
3606 FLD_VAL(exit_hs_mode_lat, 15, 0); in dsi_proto_timings()
3846 l = FLD_VAL(total_len, 23, 0); /* TE_SIZE */ in dsi_update_screen_dispc()
/Linux-v5.4/drivers/crypto/
Domap-aes.h24 #define FLD_VAL(val, start, end) (((val) << (end)) & FLD_MASK(start, end)) macro
Domap-aes.c153 val = FLD_VAL(((dd->ctx->keylen >> 3) - 1), 4, 3); in omap_aes_write_ctrl()