| /Linux-v5.4/drivers/video/fbdev/omap2/omapfb/dss/ |
| D | dsi.c | 111 FLD_GET(dsi_read_reg(dsidev, idx), start, end)
1197 FLD_GET(dsi_read_reg(dsidev, DSI_##fld), start, end) in _dsi_print_reset_status()
1352 while (FLD_GET(dsi_read_reg(dsidev, DSI_CLK_CTRL), 29, 28) != state) { in dsi_pll_power()
1751 while (FLD_GET(dsi_read_reg(dsidev, DSI_COMPLEXIO_CFG1), in dsi_cio_power()
2421 if (FLD_GET(r, 15, 15)) /* VC_BUSY */ in dsi_vc_initial_config()
2563 dt = FLD_GET(val, 5, 0); in dsi_vc_flush_receive_data()
2565 u16 err = FLD_GET(val, 23, 8); in dsi_vc_flush_receive_data()
2569 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
2572 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
2575 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
[all …]
|
| D | pll.c | 196 if (FLD_GET(readl_relaxed(reg), bitnum, bitnum) == value) in wait_for_bit_change()
203 if (FLD_GET(readl_relaxed(reg), bitnum, bitnum) == value) in wait_for_bit_change()
|
| D | dss.c | 56 FLD_GET(dss_read_reg(idx), start, end)
1135 FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0)); in dss_bind()
|
| D | dispc.c | 49 FLD_GET(dispc_read_reg(idx), start, end)
1012 if (FLD_GET(val, shift, shift) == 1) in dispc_ovl_get_channel_out()
1018 switch (FLD_GET(val, 31, 30)) { in dispc_ovl_get_channel_out()
3306 *lck_div = FLD_GET(l, 23, 16); in dispc_mgr_get_lcd_divisor()
3307 *pck_div = FLD_GET(l, 7, 0); in dispc_mgr_get_lcd_divisor()
3351 lcd = FLD_GET(l, 23, 16); in dispc_mgr_lclk_rate()
3392 pcd = FLD_GET(l, 7, 0); in dispc_mgr_pclk_rate()
3477 lcd = FLD_GET(l, 23, 16); in dispc_dump_clocks()
4100 FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0)); in dispc_bind()
|
| D | hdmi.h | 262 FLD_GET(hdmi_read_reg(base, idx), start, end)
|
| D | dss.h | 61 #define FLD_GET(val, start, end) (((val) & FLD_MASK(start, end)) >> (end)) macro
|
| /Linux-v5.4/drivers/gpu/drm/omapdrm/dss/ |
| D | dsi.c | 112 FLD_GET(dsi_read_reg(dsi, idx), start, end)
1150 FLD_GET(dsi_read_reg(dsi, DSI_##fld), start, end) in _dsi_print_reset_status()
1294 while (FLD_GET(dsi_read_reg(dsi, DSI_CLK_CTRL), 29, 28) != state) { in dsi_pll_power()
1634 while (FLD_GET(dsi_read_reg(dsi, DSI_COMPLEXIO_CFG1), in dsi_cio_power()
2365 if (FLD_GET(r, 15, 15)) /* VC_BUSY */ in dsi_vc_initial_config()
2503 dt = FLD_GET(val, 5, 0); in dsi_vc_flush_receive_data()
2505 u16 err = FLD_GET(val, 23, 8); in dsi_vc_flush_receive_data()
2509 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
2512 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
2515 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
[all …]
|
| D | hdmi4_cec.c | 143 if (FLD_GET(temp, 7, 7) == 0) in hdmi_cec_clear_tx_fifo()
160 if (FLD_GET(temp, 1, 0) == 0) in hdmi_cec_clear_rx_fifo()
234 if (FLD_GET(temp, 4, 4) != 0) { in hdmi_cec_adap_enable()
|
| D | pll.c | 332 if (FLD_GET(readl_relaxed(reg), bitnum, bitnum) == value) in wait_for_bit_change()
339 if (FLD_GET(readl_relaxed(reg), bitnum, bitnum) == value) in wait_for_bit_change()
|
| D | hdmi.h | 280 FLD_GET(hdmi_read_reg(base, idx), start, end)
|
| D | dss.c | 55 FLD_GET(dss_read_reg(dss, idx), start, end)
1388 pr_info("OMAP DSS rev %d.%d\n", FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0)); in dss_probe_hardware()
|
| D | dss.h | 66 #define FLD_GET(val, start, end) (((val) & FLD_MASK(start, end)) >> (end)) macro
|
| D | dispc.c | 51 FLD_GET(dispc_read_reg(dispc, idx), start, end)
1230 if (FLD_GET(val, shift, shift) == 1) in dispc_ovl_get_channel_out()
1236 switch (FLD_GET(val, 31, 30)) { in dispc_ovl_get_channel_out()
3280 *lck_div = FLD_GET(l, 23, 16); in dispc_mgr_get_lcd_divisor()
3281 *pck_div = FLD_GET(l, 7, 0); in dispc_mgr_get_lcd_divisor()
3347 pcd = FLD_GET(l, 7, 0); in dispc_mgr_pclk_rate()
3435 lcd = FLD_GET(l, 23, 16); in dispc_dump_clocks()
4831 FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0)); in dispc_bind()
|
| /Linux-v5.4/drivers/gpu/drm/gma500/ |
| D | mdfld_dsi_output.h | 46 #define FLD_GET(val, start, end) (((val) & FLD_MASK(start, end)) >> (end)) macro
58 while (FLD_GET(REG_READ(reg), start, end) != val) { in REGISTER_FLD_WAIT()
|
