Searched refs:ETH_REF_CLK (Results 1 – 6 of 6) sorted by relevance
| /Linux-v5.4/drivers/pinctrl/actions/ |
| D | pinctrl-s700.c | 60 #define ETH_REF_CLK _GPIOA(21) macro 240 PINCTRL_PIN(ETH_REF_CLK, "eth_ref_clk"), 495 static unsigned int rgmii_ref_clk_mfp_pads[] = { ETH_REF_CLK }; 920 static unsigned int rgmii_ref_clk_drv_pads[] = { ETH_REF_CLK }; 1601 static PAD_ST_CONF(ETH_REF_CLK, 0, 22, 1); 1697 [ETH_REF_CLK] = PAD_INFO_ST(ETH_REF_CLK),
|
| D | pinctrl-s900.c | 54 #define ETH_REF_CLK _GPIOA(7) macro 216 PINCTRL_PIN(ETH_REF_CLK, "eth_ref_clk"), 495 static unsigned int rmii_ref_clk_mfp_pads[] = { ETH_REF_CLK }; 809 static unsigned int rmii_ref_clk_drv_pads[] = { ETH_REF_CLK }; 859 static unsigned int rmii_ref_clk_sr_pads[] = { ETH_REF_CLK }; 1508 static PAD_ST_CONF(ETH_REF_CLK, 0, 22, 1); 1567 [ETH_REF_CLK] = PAD_INFO_ST(ETH_REF_CLK),
|
| /Linux-v5.4/Documentation/devicetree/bindings/net/ |
| D | stm32-dwmac.txt | 28 …I mode when you have PHY without crystal 50MHz and want to select RCC clock instead of ETH_REF_CLK.
|
| /Linux-v5.4/drivers/pinctrl/sh-pfc/ |
| D | pfc-r8a77470.c | 781 PINMUX_IPSR_GPSR(IP8_7_4, ETH_REF_CLK),
|
| D | pfc-r8a7778.c | 1138 PINMUX_IPSR_GPSR(IP9_8_6, ETH_REF_CLK),
|
| D | pfc-r8a7790.c | 1178 PINMUX_IPSR_GPSR(IP6_31_29, ETH_REF_CLK),
|