Home
last modified time | relevance | path

Searched refs:ENABLE_L1_TLB (Results 1 – 25 of 25) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Dgfxhub_v2_0.c117 tmp = REG_SET_FIELD(tmp, GCMC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 1); in gfxhub_v2_0_init_tlb_regs()
290 tmp = REG_SET_FIELD(tmp, GCMC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 0); in gfxhub_v2_0_gart_disable()
Dgfxhub_v1_0.c121 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 1); in gfxhub_v1_0_init_tlb_regs()
302 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 0); in gfxhub_v1_0_gart_disable()
Dmmhub_v2_0.c103 tmp = REG_SET_FIELD(tmp, MMMC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 1); in mmhub_v2_0_init_tlb_regs()
280 tmp = REG_SET_FIELD(tmp, MMMC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 0); in mmhub_v2_0_gart_disable()
Dmmhub_v1_0.c147 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 1); in mmhub_v1_0_init_tlb_regs()
347 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 0); in mmhub_v1_0_gart_disable()
Dmmhub_v9_4.c171 ENABLE_L1_TLB, 1); in mmhub_v9_4_init_tlb_regs()
406 ENABLE_L1_TLB, 0); in mmhub_v9_4_gart_disable()
Dgmc_v7_0.c600 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 1); in gmc_v7_0_gart_enable()
721 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 0); in gmc_v7_0_gart_disable()
Dgmc_v8_0.c827 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 1); in gmc_v8_0_gart_enable()
965 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 0); in gmc_v8_0_gart_disable()
Dsid.h477 #define ENABLE_L1_TLB (1 << 0) macro
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dcn21/
Ddcn21_hubp.c188 ENABLE_L1_TLB, 1, in hubp21_set_vm_system_aperture_settings()
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_hubp.h382 HUBP_SF(HUBPREQ0_DCN_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, mask_sh),\
572 type ENABLE_L1_TLB;\
Ddcn10_hubp.c808 ENABLE_L1_TLB, 1, in hubp1_set_vm_context0_settings()
/Linux-v5.4/drivers/gpu/drm/radeon/
Drv770.c916 tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING | in rv770_pcie_gart_enable()
993 tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING | in rv770_agp_enable()
Drv770d.h465 #define ENABLE_L1_TLB (1 << 0) macro
Dnid.h179 #define ENABLE_L1_TLB (1 << 0) macro
Dsid.h475 #define ENABLE_L1_TLB (1 << 0) macro
Dcikd.h600 #define ENABLE_L1_TLB (1 << 0) macro
Devergreend.h955 #define ENABLE_L1_TLB (1 << 0) macro
Dr600d.h332 #define ENABLE_L1_TLB (1 << 0) macro
Dni.c1288 ENABLE_L1_TLB | in cayman_pcie_gart_enable()
Dr600.c1149 tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING | in r600_pcie_gart_enable()
1241 tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING | in r600_agp_enable()
Devergreen.c2416 tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING | in evergreen_pcie_gart_enable()
2499 tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING | in evergreen_agp_enable()
Dsi.c4299 ENABLE_L1_TLB | in si_pcie_gart_enable()
Dcik.c5447 ENABLE_L1_TLB | in cik_pcie_gart_enable()
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dce/
Ddce_hwseq.h715 type ENABLE_L1_TLB;\
/Linux-v5.4/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_hubp.c73 ENABLE_L1_TLB, 1, in hubp2_set_vm_system_aperture_settings()