Home
last modified time | relevance | path

Searched refs:DSPCLK_GATE_D (Results 1 – 9 of 9) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/gma500/
Dcdv_device.c265 regs->cdv.saveDSPCLK_GATE_D = REG_READ(DSPCLK_GATE_D); in cdv_save_display_registers()
318 REG_WRITE(DSPCLK_GATE_D, regs->cdv.saveDSPCLK_GATE_D); in cdv_restore_display_registers()
Dpsb_intel_reg.h1299 #define DSPCLK_GATE_D 0x6200 macro
Dcdv_intel_dp.c1980 reg_value = REG_READ(DSPCLK_GATE_D); in cdv_disable_intel_clock_gating()
1989 REG_WRITE(DSPCLK_GATE_D, reg_value); in cdv_disable_intel_clock_gating()
/Linux-v5.4/drivers/gpu/drm/i915/display/
Dintel_gmbus.c156 val = I915_READ(DSPCLK_GATE_D); in pnv_gmbus_clock_gating()
161 I915_WRITE(DSPCLK_GATE_D, val); in pnv_gmbus_clock_gating()
Dvlv_dsi.c788 val = I915_READ(DSPCLK_GATE_D); in intel_dsi_pre_enable()
790 I915_WRITE(DSPCLK_GATE_D, val); in intel_dsi_pre_enable()
934 val = I915_READ(DSPCLK_GATE_D); in intel_dsi_post_disable()
936 I915_WRITE(DSPCLK_GATE_D, val); in intel_dsi_post_disable()
Dintel_overlay.c206 I915_WRITE(DSPCLK_GATE_D, 0); in i830_overlay_clock_gating()
208 I915_WRITE(DSPCLK_GATE_D, OVRUNIT_CLOCK_GATE_DISABLE); in i830_overlay_clock_gating()
Dintel_display_power.c1150 val = I915_READ(DSPCLK_GATE_D); in vlv_init_display_clock_gating()
1153 I915_WRITE(DSPCLK_GATE_D, val); in vlv_init_display_clock_gating()
/Linux-v5.4/drivers/gpu/drm/i915/
Dintel_pm.c9602 I915_WRITE(DSPCLK_GATE_D, dspclk_gate); in g4x_init_clock_gating()
9620 intel_uncore_write(uncore, DSPCLK_GATE_D, 0); in i965gm_init_clock_gating()
Di915_reg.h3427 #define DSPCLK_GATE_D _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x6200) macro