Home
last modified time | relevance | path

Searched refs:DPLL_VGA_MODE_DIS (Results 1 – 7 of 7) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/gma500/
Dcdv_intel_display.c226 REG_WRITE(dpll_reg, DPLL_SYNCLOCK_ENABLE | DPLL_VGA_MODE_DIS); in cdv_dpll_set_clock_cdv()
663 dpll = DPLL_VGA_MODE_DIS; in cdv_intel_crtc_mode_set()
726 REG_WRITE(map->dpll, dpll | DPLL_VGA_MODE_DIS | DPLL_SYNCLOCK_ENABLE); in cdv_intel_crtc_mode_set()
Dpsb_intel_display.c152 dpll = DPLL_VGA_MODE_DIS; in psb_intel_crtc_mode_set()
Doaktrail_crtc.c521 dpll |= DPLL_VGA_MODE_DIS; in oaktrail_crtc_mode_set()
Dpsb_intel_reg.h232 #define DPLL_VGA_MODE_DIS (1 << 28) macro
/Linux-v5.4/drivers/gpu/drm/i915/display/
Dintel_display.c1468 WARN_ON((I915_READ(DPLL(PIPE_B)) & DPLL_VGA_MODE_DIS) == 0); in chv_enable_pll()
1502 I915_WRITE(reg, dpll & ~DPLL_VGA_MODE_DIS); in i9xx_enable_pll()
1542 I915_WRITE(DPLL(pipe), DPLL_VGA_MODE_DIS); in i9xx_disable_pll()
1554 DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS; in vlv_disable_pll()
1571 DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS; in chv_disable_pll()
7708 DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS; in vlv_compute_dpll()
7725 DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS; in chv_compute_dpll()
8007 dpll = DPLL_VGA_MODE_DIS; in i9xx_compute_dpll()
8081 dpll = DPLL_VGA_MODE_DIS; in i8xx_compute_dpll()
16306 DPLL_VGA_MODE_DIS | in i830_enable_pipe()
[all …]
Dintel_display_power.c1183 val |= DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS; in vlv_display_power_well_init()
/Linux-v5.4/drivers/gpu/drm/i915/
Di915_reg.h3276 #define DPLL_VGA_MODE_DIS (1 << 28) macro